



#### Summary

### **Overall Test Object Results (including Coverage)**






#### **Selected Project Items**

Test Collection "CBD\_UnitTest"

#### **Used Test Environments**


TI TMS 570 PLS UDE (Default)

### Test Case Results for Each Test Object (without Coverage)



The table above shows each test object on the x axis and the number of test cases of the respective test object on the y axis. Each bar is divided into passed, not executed and failed test cases. The test case results do not take into account any coverage result (i.e. if all test cases of a test object are passed in this table but the coverage is failed, the overall test object result will be failed).


#### Statement (C0) Coverage: Total Statements for Each Test Object



The table above shows each test object on the x axis and the number of statements of the respective test object on the y axis. Each bar is divided into reached statements (i.e. statements that have been executed during the test) and unreached statements.




### Branch (C1) Coverage: Total Branches for Each Test Object



The table above shows each test object on the x axis and the number of branches of the respective test object on the y axis. Each bar is divided into reached branches (i.e. branches that have been executed during the test) and unreached branches.


### **Decision Coverage: Total Decision Outcomes for Each Test Object**



The table above shows test objects on the x axis and the number of possible outcomes of all decisions of the respective test object on the y axis. To achieve full DC coverage, each decision must evaluate to both true and false.

Each bar is divided into reached and unreached decision outcomes.

### MC/DC Coverage: Total Condition Combinations for Each Test Object




The table above shows test objects on the x axis and the number of condition combinations of all decisions of the respective test object on the y axis. The number of condition combinations is based on the number of boolean conditions within each decision of the test object. To achieve full MC/DC coverage, each decision requires all contained atomic conditions to evaluate to both true and false independently of all other conditions. The cumulated number of rows within such tables of condition combinations is what is displayed in this table.

Each bar is divided into reached condition combinations (i.e. combinations of boolean condition values that have been executed during the test) and unreached condition combinations.



### MCC Coverage: Total Condition Combinations for Each Test Object



The table above shows test objects on the x axis and the number of condition combinations of all decisions of the respective test object on the y axis. The number of condition combinations is based on the number of boolean conditions within each decision of the test object. To achieve full MCC coverage, each decision requires all contained atomic conditions to evaluate to all possible combinations of true and false values. The cumulated number of rows within such tables of condition combinations is what is displayed in this table.

Each bar is divided into reached condition combinations (i.e. combinations of boolean condition values that have been executed during the test) and unreached condition combinations.



### **Test Object List**

The following table lists all test objects with their test case and coverage results. The cumulated results for modules, folders and test collections are also displayed, the indentation within the name column indicates the parent relationship of the elements.

Please note that only test objects are numbered within the first column. This number is referenced on the x axis within the overview charts for test case and coverage results available on previous pages (if included into the report).

No.	Name	C0	C1	DC	MC/DC	МСС	Test Cases F	Result
	Ap_ePWM_1	100 %	100 %	100 %	100 %	100 %	4 of 4 passed	•
	CBD_UnitTest	100 %	100 %	100 %	100 %	100 %	4 of 4 passed	•
	ePWM_1	100 %	100 %	100 %	100 %	100 %	4 of 4 passed	~
1	ePWM_Init1	100 %	100 %	-	-	-	1 of 1 passed	•
2	ePWM_Per1	100 %	100 %	100 %	100 %	100 %	3 of 3 passed	

© Report created by TESSY V3.1.13, report template V2.0



Project Ap\_ePWM\_1 Module ePWM\_1 **Test Object** ePWM\_Init1

#### Instrumentation: Test Object Only

Statement (C0) Coverage	100 %
Branch (C1) Coverage	100 %

#### **Statistics**

ePWM\_Init1

Total Testcases	1	
Successful	1	✓
Failed	0	
Not Executed	0	

#### **Module Properties**

Project Root Directory	D:\Synergy_Work_Area\9BXX_ePWM_Up
Configuration File	D:\Synergy_Work_Area\9BXX_ePWM_Up\UnitTestEnv\config\TMS570_GCC_UDE_CCS4_Config.xml
Target Environment	TI TMS 570 PLS UDE (Default)
Kind of Test	Unit Test
Linker Options	
Source File(s)	
File	\$(PROJECTROOT)\ePWM_Up\src\ePWM.c
Compiler Options	-DSTATIC= -D_DATA_ACCESS= -Dinline= -Dconst= -I\$(PROJECTROOT)\ePWM_Up\utp\contract\Ap_ePWM2 -I\$(PROJECTROOT)\ePWM_Up\utp\contract\Ap_ePWM2 -I\$(PROJECTROOT)\extrLib\include -I\$(PROJECTROOT)\StdDef\include -I\$(PROJECTROOT)\ePWM_Up\include -I\$(Compiler Install Path)\include

Name	Text
Module 'ePWM_1'	UNIT TEST DESCRIPTION  Name of Tester:Jayesh Jahagirdar Code File(s) Under Test:ePWM.c Code File(s) Version:2 Module Design Document:ePWM MDD.docx Module Design Document Version:2 Data Dictionary Version:2 Unit Test Plan Version:1 Optimization Level:Level 2 Compiler (CodeGen) Version:TMS470_4.9.5 Model Type:Excel Macro Model Version:Nexteer EPS Unit Test Tool 2.7d/EPS Library 1.32 Total FLASH Used (Bytes):564 Total RAM Used (Bytes):28 Total CALS Used (Bytes):6 Special Test Requirements: Test Date:11-06-2015 Comments:"NOTE1: Inline function defined in ""GlobalMacro.h"" are not unit tested.  NOTE2: ""CBD_Sandbox_dbg.map"" map file is embedded for reference."

Attributes			
Name	Value		
Compiler Install Path	\$(ProgramFiles)\Texas Instruments\ccsv4\tools\compiler\tms470_4.9.5		
Float Precision	9		
InitObjDir	\$(PROJECTROOT)\UnitTestEnv\static_build_files\obj		
InitSrcDir	\$(PROJECTROOT)\UnitTestEnv\static_build_files\src		
Linker File	\$(PROJECTROOT)\UnitTestEnv\static_build_files\sys_link.cmd		
Makefile Template	\$(PROJECTROOT)\UnitTestEnv\config\Nexteer_ts_make_ude_ti_tms570_ps.tpl		
Target Install Path	\$(ProgramFiles)\pls\UDE 4.0		
Timer Enabled	false		
Timer Prescale	0		
Timer Resolution	1		
Timer Unit	Cycles		
UDE Config File	<pre>\$(PROJECTROOT)\UnitTestEnv\config\TMS570_UDE_12PIN_JTAG.cfg</pre>		

2015-11-06, 13:12:52+0530



Workenace File

ePWM\_Init1

D:\Synergy\_Work\_Area\9BXX\_ePWM\_Up\UnitTestEnv\config\UDE\_TMS570\_DEBUG.WSP



#### Test Case 1: Boundary Test

Specification

Performance metrics (With "None" Instrumentation and "WithPS" environment)

309.00 Cycles TS 1.1 TS 1.2 TS 1.3 TS 1.4 TS 1.5 TS 1.6 TS 1.7 TS 1.8

#### Vector Description: Description

TS1.1All min
TS1.2All max
TS1.3k\_PwmDeadBand\_Cnt\_u16=min
TS1.4k\_PwmDeadBand\_Cnt\_u16=max
TS1.5k\_PwmDeadBand\_Cnt\_u16=pos/Default
TS1.6k\_PwmRelay\_Cnt\_u16=min
TS1.7k\_PwmRelay\_Cnt\_u16=max
TS1.8k\_PwmRelay\_Cnt\_u16=pos/default

TS1.8k_PwmRelay_Cnt_u16=pos/defa	uit		
Test Step 1.1 (Repeat Count = 1)			V
Name	Input Value		
ePWM1_temp	target_ePWM1_temp		
ePWM2_temp	target_ePWM2_temp		
ePWM3_temp	target_ePWM3_temp		
ePWM4_temp	target_ePWM4_temp		
ePWM7_temp	target_ePWM7_temp		
k_PwmDeadBand_Cnt_u16	0		
k_PwmRelay_Cnt_u16	0		
target_ePWM1_temp.DBCTL	11		
target_ePWM2_temp.DBCTL	11		
target_ePWM3_temp.DBCTL	11		
Name	Actual Value	Expected Value	Result
target_ePWM1_temp.TBCTL	8196	8196	, 100 di
target ePWM1 temp.TBPHS	0	0	-
target_ePWM1_temp.TBPRD	65535	65535	
target_ePWM1_temp.CMPCTL	0	0	
target_ePWM1_temp.CMPA	2499	2499	
target ePWM1 temp.AQCTLA	289	289	
target_ePWM1_temp.CMPB	2499	2499	
target ePWM1 temp.DBCTL	8	8	
target_ePWM1_temp.AQCSFRC	5	5	
	0	0	
target_ePWM1_temp.DBFED	0	0	
target_ePWM1_temp.DBRED	4095	4095	
target_ePWM1_temp.TZCTL	0	0	
target_ePWM1_temp.ETSEL		0	
target_ePWM1_temp.PCCTL	0		
target_ePWM2_temp.TBCTL	8196	8196	
target_ePWM2_temp.TBPHS	0	0	
target_ePWM2_temp.TBPRD	65535	65535	
target_ePWM2_temp.CMPCTL	0	0	_
target_ePWM2_temp.CMPA	2499	2499	
target_ePWM2_temp.AQCTLA	288	288	~
target_ePWM2_temp.CMPB	2499	2499	
target_ePWM2_temp.DBCTL	8	8	~
target_ePWM2_temp.AQCSFRC	5	5	<u> </u>
target_ePWM2_temp.DBFED	0	0	<b>✓</b>
target_ePWM2_temp.DBRED	0	0	~
target_ePWM2_temp.TZCTL	4095	4095	~
target_ePWM2_temp.ETSEL	0	0	~
target_ePWM2_temp.PCCTL	0	0	~
target_ePWM3_temp.TBCTL	8196	8196	~
target_ePWM3_temp.TBPHS	0	0	•
target_ePWM3_temp.TBPRD	65535	65535	~
target_ePWM3_temp.CMPCTL	0	0	<b>✓</b>
target_ePWM3_temp.CMPA	2499	2499	~
target_ePWM3_temp.AQCTLA	288	288	~
target_ePWM3_temp.CMPB	2499	2499	~
target_ePWM3_temp.DBCTL	8	8	~
target_ePWM3_temp.AQCSFRC	5	5	~
target_ePWM3_temp.DBFED	0	0	<b>✓</b>
target_ePWM3_temp.DBRED	0	0	<b>✓</b>
target_ePWM3_temp.TZCTL	4095	4095	<b>✓</b>

2015-11-06, 13:12:52+0530





Name	Actual Value	Expected Value	Result
target_ePWM3_temp.ETSEL	0	0	<b>✓</b>
target_ePWM3_temp.PCCTL	0	0	✓
target_ePWM4_temp.TBCTL	4	4	<b>✓</b>
target_ePWM4_temp.TBPHS	0	0	✓
target_ePWM4_temp.TBPRD	65535	65535	✓
target_ePWM4_temp.CMPCTL	0	0	✓
target_ePWM4_temp.CMPA	2499	2499	✓
target_ePWM4_temp.AQCTLA	0	0	✓
target_ePWM4_temp.CMPB	65535	65535	✓
target_ePWM4_temp.DBCTL	0	0	✓
target_ePWM4_temp.TZCTL	4095	4095	✓
target_ePWM4_temp.ETSEL	60416	60416	✓
target_ePWM4_temp.ETPS	4352	4352	✓
target_ePWM4_temp.PCCTL	0	0	✓
target_ePWM7_temp.TBCTL	4	4	✓
target_ePWM7_temp.TBPHS	0	0	✓
target_ePWM7_temp.TBPRD	65535	65535	✓
target_ePWM7_temp.CMPCTL	0	0	✓
target_ePWM7_temp.CMPA	0	0	✓
target_ePWM7_temp.AQCTLB	33	33	✓
target_ePWM7_temp.DBCTL	0	0	✓
target_ePWM7_temp.TZCTL	4095	4095	✓
target_ePWM7_temp.ETSEL	0	0	~
target_ePWM7_temp.PCCTL	0	0	✓

Т				
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 1.2 (Repeat Count = 1)			
Name	Input Value		
ePWM1_temp	target_ePWM1_temp		
ePWM2_temp	target_ePWM2_temp		
ePWM3_temp	target_ePWM3_temp		
ePWM4_temp	target_ePWM4_temp		
ePWM7_temp	target_ePWM7_temp		
k_PwmDeadBand_Cnt_u16	1024		
k_PwmRelay_Cnt_u16	65535		
target_ePWM1_temp.DBCTL	11		
target_ePWM2_temp.DBCTL	11		
target_ePWM3_temp.DBCTL	11		
Name	Actual Value	Expected Value	Result
target_ePWM1_temp.TBCTL	8196	8196	•
target_ePWM1_temp.TBPHS	0	0	•
target_ePWM1_temp.TBPRD	65535	65535	•
target_ePWM1_temp.CMPCTL	0	0	•
target_ePWM1_temp.CMPA	2499	2499	•
target_ePWM1_temp.AQCTLA	289	289	•
target_ePWM1_temp.CMPB	2499	2499	•
target_ePWM1_temp.DBCTL	8	8	•
target_ePWM1_temp.AQCSFRC	5	5	•
target_ePWM1_temp.DBFED	1024	1024	•
target_ePWM1_temp.DBRED	1024	1024	•
target_ePWM1_temp.TZCTL	4095	4095	•
target_ePWM1_temp.ETSEL	0	0	•
target_ePWM1_temp.PCCTL	0	0	•
target_ePWM2_temp.TBCTL	8196	8196	•
target_ePWM2_temp.TBPHS	0	0	•
target_ePWM2_temp.TBPRD	65535	65535	•
target_ePWM2_temp.CMPCTL	0	0	•
target_ePWM2_temp.CMPA	2499	2499	•
target_ePWM2_temp.AQCTLA	288	288	•
target_ePWM2_temp.CMPB	2499	2499	•
target_ePWM2_temp.DBCTL	8	8	•
target_ePWM2_temp.AQCSFRC	5	5	•
target_ePWM2_temp.DBFED	1024	1024	•
target_ePWM2_temp.DBRED	1024	1024	•
target_ePWM2_temp.TZCTL	4095	4095	•
target_ePWM2_temp.ETSEL	0	0	•
target_ePWM2_temp.PCCTL	0	0	•

ePWM\_Init1

target\_ePWM7\_temp.ETSEL

target\_ePWM7\_temp.PCCTL

2015-11-06, 13:12:52+0530



Actual Value **Expected Value** target\_ePWM3\_temp.TBCTL target\_ePWM3\_temp.TBPHS target\_ePWM3\_temp.TBPRD target\_ePWM3\_temp.CMPCTL target\_ePWM3\_temp.CMPA target\_ePWM3\_temp.AQCTLA target\_ePWM3\_temp.CMPB  $target\_ePWM3\_temp.DBCTL$ target\_ePWM3\_temp.AQCSFRC target\_ePWM3\_temp.DBFED target\_ePWM3\_temp.DBRED target\_ePWM3\_temp.TZCTL target\_ePWM3\_temp.ETSEL target\_ePWM3\_temp.PCCTL target\_ePWM4\_temp.TBCTL target\_ePWM4\_temp.TBPHS target\_ePWM4\_temp.TBPRD target\_ePWM4\_temp.CMPCTL target\_ePWM4\_temp.CMPA target\_ePWM4\_temp.AQCTLA target\_ePWM4\_temp.CMPB target\_ePWM4\_temp.DBCTL target\_ePWM4\_temp.TZCTL target\_ePWM4\_temp.ETSEL target\_ePWM4\_temp.ETPS target\_ePWM4\_temp.PCCTL target\_ePWM7\_temp.TBCTL target\_ePWM7\_temp.TBPHS target\_ePWM7\_temp.TBPRD target\_ePWM7\_temp.CMPCTL target\_ePWM7\_temp.CMPA target\_ePWM7\_temp.AQCTLB target ePWM7 temp.DBCTL target\_ePWM7\_temp.TZCTL 

T				
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 1.3 (Repeat Count = 1)			<b>✓</b>
Name	Input Value		
ePWM1_temp	target_ePWM1_temp		
ePWM2_temp	target_ePWM2_temp		
ePWM3_temp	target_ePWM3_temp		
ePWM4_temp	target_ePWM4_temp		
ePWM7_temp	target_ePWM7_temp		
k_PwmDeadBand_Cnt_u16	0		
k_PwmRelay_Cnt_u16	1025		
target_ePWM1_temp.DBCTL	11		
target_ePWM2_temp.DBCTL	11		
target_ePWM3_temp.DBCTL	11		
Name	Actual Value	Expected Value	Result
target_ePWM1_temp.TBCTL	8196	8196	~
target_ePWM1_temp.TBPHS	0	0	~
target_ePWM1_temp.TBPRD	65535	65535	~
target_ePWM1_temp.CMPCTL	0	0	~
target_ePWM1_temp.CMPA	2499	2499	~
target_ePWM1_temp.AQCTLA	289	289	~
target_ePWM1_temp.CMPB	2499	2499	~
target_ePWM1_temp.DBCTL	8	8	~
target_ePWM1_temp.AQCSFRC	5	5	~
target_ePWM1_temp.DBFED	0	0	~
target_ePWM1_temp.DBRED	0	0	~
target_ePWM1_temp.TZCTL	4095	4095	~
target_ePWM1_temp.ETSEL	0	0	~
target_ePWM1_temp.PCCTL	0	0	~
target_ePWM2_temp.TBCTL	8196	8196	~
target_ePWM2_temp.TBPHS	0	0	<b>~</b>

2015-11-06, 13:12:52+0530



ePWM\_Init1

Name	Actual Value	Expected Value	Result
target_ePWM2_temp.TBPRD	65535	65535	~
target_ePWM2_temp.CMPCTL	0	0	✓
target_ePWM2_temp.CMPA	2499	2499	~
target_ePWM2_temp.AQCTLA	288	288	<b>✓</b>
target_ePWM2_temp.CMPB	2499	2499	<b>✓</b>
target_ePWM2_temp.DBCTL	8	8	•
target_ePWM2_temp.AQCSFRC	5	5	<b>✓</b>
target_ePWM2_temp.DBFED	0	0	<b>~</b>
target_ePWM2_temp.DBRED	0	0	•
target_ePWM2_temp.TZCTL	4095	4095	<b>✓</b>
target_ePWM2_temp.ETSEL	0	0	<b>✓</b>
target ePWM2 temp.PCCTL	0	0	<b>✓</b>
target ePWM3 temp.TBCTL	8196	8196	<b>✓</b>
target ePWM3 temp.TBPHS	0	0	<b>✓</b>
target ePWM3 temp.TBPRD	65535	65535	_
target ePWM3 temp.CMPCTL	0	0	<b>✓</b>
target_ePWM3_temp.CMPA	2499	2499	_
target_ePWM3_temp.AQCTLA	288	288	<b>✓</b>
target_ePWM3_temp.CMPB	2499	2499	~
target_ePWM3_temp.DBCTL	8	8	<b>✓</b>
target_ePWM3_temp.AQCSFRC	5	5	~
target_ePWM3_temp.DBFED	0	0	•
target_ePWM3_temp.DBRED	0	0	_
target ePWM3 temp.TZCTL	4095	4095	<b>✓</b>
target ePWM3 temp.ETSEL	0	0	<b>✓</b>
target ePWM3 temp.PCCTL	0	0	<b>~</b>
target ePWM4 temp.TBCTL	4	4	_
target ePWM4 temp.TBPHS	0	0	<b>✓</b>
target ePWM4 temp.TBPRD	65535	65535	_
target ePWM4 temp.CMPCTL	0	0	·
target ePWM4 temp.CMPA	2499	2499	_
target ePWM4 temp.AQCTLA	0	0	·
target ePWM4 temp.CMPB	65535	65535	
target ePWM4 temp.DBCTL	0	0	·
target_ePWM4_temp.TZCTL	4095	4095	
target_ePWM4_temp.ETSEL	60416	60416	·
target_ePWM4_temp.ETPS	4352	4352	
target_ePWM4_temp.PCCTL	0	0	_
target ePWM7 temp.TBCTL	4	4	
target ePWM7_temp.TBPHS	0	0	_
target ePWM7_temp.TBPRD	65535	65535	
target ePWM7_temp.CMPCTL	0	0	
target_ePWM7_temp.CMPA	1025	1025	
·	33	33	- V
target_ePWM7_temp.AQCTLB	0	0	J
target_ePWM7_temp.DBCTL			V
target_ePWM7_temp.TZCTL	4095	4095	
target_ePWM7_temp.ETSEL	0	0	
target_ePWM7_temp.PCCTL	0	0	✓

T				V
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	-

Test Step 1.4 (Repeat Count = 1)			✓
Name	Input Value		
ePWM1_temp	target_ePWM1_temp		
ePWM2_temp	target_ePWM2_temp		
ePWM3_temp	target_ePWM3_temp		
ePWM4_temp	target_ePWM4_temp		
ePWM7_temp	target_ePWM7_temp		
k_PwmDeadBand_Cnt_u16	1024		
k_PwmRelay_Cnt_u16	625		
target_ePWM1_temp.DBCTL	11		
target_ePWM2_temp.DBCTL	11		
target_ePWM3_temp.DBCTL	11		
Name	Actual Value	Expected Value	Result
target_ePWM1_temp.TBCTL	8196	8196	~
target_ePWM1_temp.TBPHS	0	0	<b>✓</b>
target_ePWM1_temp.TBPRD	65535	65535	~
target_ePWM1_temp.CMPCTL	0	0	~

2015-11-06, 13:12:52+0530

ePWM\_Init1



Name	Actual Value	Expected Value	Result
target_ePWM1_temp.CMPA	2499	2499	~
target_ePWM1_temp.AQCTLA	289	289	~
target_ePWM1_temp.CMPB	2499	2499	~
target_ePWM1_temp.DBCTL	8	8	<b>~</b>
target_ePWM1_temp.AQCSFRC	5	5	~
target_ePWM1_temp.DBFED	1024	1024	~
target_ePWM1_temp.DBRED	1024	1024	~
target_ePWM1_temp.TZCTL	4095	4095	~
target_ePWM1_temp.ETSEL	0	0	~
target_ePWM1_temp.PCCTL	0	0	~
target_ePWM2_temp.TBCTL	8196	8196	~
target_ePWM2_temp.TBPHS	0	0	~
target_ePWM2_temp.TBPRD	65535	65535	~
target_ePWM2_temp.CMPCTL	0	0	~
target_ePWM2_temp.CMPA	2499	2499	~
target_ePWM2_temp.AQCTLA	288	288	~
target_ePWM2_temp.CMPB	2499	2499	~
target_ePWM2_temp.DBCTL	8	8	~
target_ePWM2_temp.AQCSFRC	5	5	~
target_ePWM2_temp.DBFED	1024	1024	<b>~</b>
target_ePWM2_temp.DBRED	1024	1024	~
target_ePWM2_temp.TZCTL	4095	4095	<b>V</b>
target_ePWM2_temp.ETSEL	0	0	~
target_ePWM2_temp.PCCTL	0	0	~
target_ePWM3_temp.TBCTL	8196	8196	<b>V</b>
target_ePWM3_temp.TBPHS	0	0	<b>V</b>
target_ePWM3_temp.TBPRD	65535	65535	<b>*</b>
target_ePWM3_temp.CMPCTL	0	0	-
target_ePWM3_temp.CMPA	2499 288	2499 288	~
target_ePWM3_temp.AQCTLA	2499	2499	
target_ePWM3_temp.CMPB target_ePWM3_temp.DBCTL	8	8	~
target ePWM3 temp.AQCSFRC	5	5	
target_ePWM3_temp.DBFED	1024	1024	~
target_ePWM3_temp.DBRED	1024	1024	-
target_ePWM3_temp.TZCTL	4095	4095	•
target_ePWM3_temp.ETSEL	0	0	-
target_ePWM3_temp.PCCTL	0	0	<b>~</b>
target_ePWM4_temp.TBCTL	4	4	_
target ePWM4 temp.TBPHS	0	0	~
target_ePWM4_temp.TBPRD	65535	65535	_
target ePWM4 temp.CMPCTL	0	0	~
target_ePWM4_temp.CMPA	2499	2499	~
target_ePWM4_temp.AQCTLA	0	0	<b>~</b>
target_ePWM4_temp.CMPB	65535	65535	~
target_ePWM4_temp.DBCTL	0	0	~
target_ePWM4_temp.TZCTL	4095	4095	~
target_ePWM4_temp.ETSEL	60416	60416	~
target_ePWM4_temp.ETPS	4352	4352	~
target_ePWM4_temp.PCCTL	0	0	~
target_ePWM7_temp.TBCTL	4	4	~
target_ePWM7_temp.TBPHS	0	0	~
target_ePWM7_temp.TBPRD	65535	65535	~
target_ePWM7_temp.CMPCTL	0	0	~
target_ePWM7_temp.CMPA	625	625	~
target_ePWM7_temp.AQCTLB	33	33	~
target_ePWM7_temp.DBCTL	0	0	~
target_ePWM7_temp.TZCTL	4095	4095	~
target_ePWM7_temp.ETSEL	0	0	~
target_ePWM7_temp.PCCTL	0	0	<b>~</b>

T				~
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 1.5 (Repeat Count = 1)	✓
Name	Input Value
ePWM1_temp	target_ePWM1_temp
ePWM2_temp	target_ePWM2_temp
ePWM3_temp	target_ePWM3_temp

ePWM Init1

2015-11-06, 13:12:52+0530



Name Input Value ePWM4 temp target\_ePWM4\_temp ePWM7\_temp target\_ePWM7\_temp k PwmDeadBand Cnt u16 k\_PwmRelay\_Cnt\_u16 3214 target ePWM1 temp.DBCTL 11 target\_ePWM2\_temp.DBCTL 11 target\_ePWM3\_temp.DBCTL 11 Actual Value **Expected Value** Result target\_ePWM1\_temp.TBCTL 8196 8196 target\_ePWM1\_temp.TBPHS 0 target ePWM1 temp.TBPRD 65535 65535 target\_ePWM1\_temp.CMPCTL 0 2499 target\_ePWM1\_temp.CMPA 2499 289 289 target\_ePWM1\_temp.AQCTLA target ePWM1 temp.CMPB 2499 2499 target\_ePWM1\_temp.DBCTL 8 8 target\_ePWM1\_temp.AQCSFRC 5 5 target\_ePWM1\_temp.DBFED 15 15 target\_ePWM1\_temp.DBRED 15 15  $target\_ePWM1\_temp.TZCTL$ 4095 4095 target\_ePWM1\_temp.ETSEL 0 0 target\_ePWM1\_temp.PCCTL 0 0 target\_ePWM2\_temp.TBCTL 8196 8196 target\_ePWM2\_temp.TBPHS 0 0 target\_ePWM2\_temp.TBPRD 65535 65535 target\_ePWM2\_temp.CMPCTL 0 0 2499 target\_ePWM2\_temp.CMPA 2499 288 288 target ePWM2 temp.AQCTLA target\_ePWM2\_temp.CMPB 2499 2499 target\_ePWM2\_temp.DBCTL 8 8 target\_ePWM2\_temp.AQCSFRC 5 5 15 15 target ePWM2 temp.DBFED target\_ePWM2\_temp.DBRED 15 15 target ePWM2 temp.TZCTL 4095 4095 target\_ePWM2\_temp.ETSEL 0 n target\_ePWM2\_temp.PCCTL 0 0 • target ePWM3 temp.TBCTL 8196 8196 target\_ePWM3\_temp.TBPHS target\_ePWM3\_temp.TBPRD 65535 65535 target\_ePWM3\_temp.CMPCTL 0 target ePWM3 temp.CMPA 2499 2499 target\_ePWM3\_temp.AQCTLA 288 288 2499 2499 target ePWM3 temp.CMPB target\_ePWM3\_temp.DBCTL 8 8 target\_ePWM3\_temp.AQCSFRC 5 5 15  $target\_ePWM3\_temp.DBFED$ 15 target\_ePWM3\_temp.DBRED 15 15 4095 4095 target ePWM3 temp.TZCTL target\_ePWM3\_temp.ETSEL 0 0 target\_ePWM3\_temp.PCCTL 0 n target\_ePWM4\_temp.TBCTL 4 4 target ePWM4 temp.TBPHS 0 0 target\_ePWM4\_temp.TBPRD 65535 65535 target\_ePWM4\_temp.CMPCTL 0 0 target\_ePWM4\_temp.CMPA 2499 2499 target\_ePWM4\_temp.AQCTLA 0 0 target\_ePWM4\_temp.CMPB 65535 65535 target\_ePWM4\_temp.DBCTL 0 0 target\_ePWM4\_temp.TZCTL 4095 4095 target\_ePWM4\_temp.ETSEL 60416 60416 target\_ePWM4\_temp.ETPS 4352 4352 0 0 target\_ePWM4\_temp.PCCTL target ePWM7 temp.TBCTL 4 4 target\_ePWM7\_temp.TBPHS 0 0 65535 65535 target ePWM7 temp.TBPRD target\_ePWM7\_temp.CMPCTL 0 0 target ePWM7 temp.CMPA 3214 3214 target\_ePWM7\_temp.AQCTLB 33 33 target ePWM7 temp.DBCTL 0 0 target\_ePWM7\_temp.TZCTL 4095 4095 target\_ePWM7\_temp.ETSEL 0 0 target\_ePWM7\_temp.PCCTL 0 0



T				V
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	-

Test Step 1.6 (Repeat Count = 1)			
Name	Input Value		
ePWM1_temp	target_ePWM1_temp		
ePWM2 temp	target ePWM2 temp		
ePWM3_temp	target_ePWM3_temp		
ePWM4 temp	target_ePWM4_temp		
ePWM7 temp	target_ePWM7_temp		
k_PwmDeadBand_Cnt_u16	120		
k_PwmRelay_Cnt_u16	0		
target ePWM1 temp.DBCTL	11		
target ePWM2 temp.DBCTL	11		
target_ePWM3_temp.DBCTL	11		
Name	Actual Value	Expected Value	Result
target_ePWM1_temp.TBCTL	8196	8196	Kesuit
target_ePWM1_temp.TBPHS	0	0	·
target_ePWM1_temp.TBPRD	65535	65535	
target_ePWM1_temp.CMPCTL	0	0	·
target ePWM1 temp.CMPA	2499	2499	
target_ePWM1_temp.AQCTLA	289	289	-
target ePWM1 temp.CMPB	2499	2499	
target_ePWM1_temp.DBCTL	8	8	-
target_ePWM1_temp.AQCSFRC	5	5	
target_ePWM1_temp.DBFED	120	120	-
target_ePWM1_temp.DBRED	120	120	
target ePWM1 temp.TZCTL	4095	4095	-
target_ePWM1_temp.ETSEL	0	0	
	0	0	-
target_ePWM1_temp.PCCTL target_ePWM2_temp.TBCTL	8196	8196	
target_ePWM2_temp.TBPHS	0	0	-
target_ePWM2_temp.TBPRD	65535	65535	
target_ePWM2_temp.CMPCTL	0	0	_
	2499	2499	
target_ePWM2_temp.CMPA target_ePWM2_temp.AQCTLA	288	288	
target_ePWM2_temp.CMPB	2499	2499	
target ePWM2 temp.DBCTL	8	8	·
target_ePWM2_temp.AQCSFRC	5	5	
target_ePWM2_temp.DBFED	120	120	<u> </u>
target_ePWM2_temp.DBRED	120	120	
target_ePWM2_temp.TZCTL	4095	4095	<b>✓</b>
target_ePWM2_temp.ETSEL	0	0	
target_ePWM2_temp.PCCTL	0	0	·
target ePWM3 temp.TBCTL	8196	8196	
target_ePWM3_temp.TBPHS	0	0	<u> </u>
target_ePWM3_temp.TBPRD	65535	65535	
target_ePWM3_temp.CMPCTL	0	0	·
target_ePWM3_temp.CMPA	2499	2499	
target_ePWM3_temp.AQCTLA	288	288	<b>~</b>
target_ePWM3_temp.CMPB	2499	2499	
target_ePWM3_temp.DBCTL	8	8	~
target_ePWM3_temp.AQCSFRC	5	5	
target_ePWM3_temp.DBFED	120	120	<b>~</b>
target ePWM3 temp.DBRED	120	120	
target_ePWM3_temp.TZCTL	4095	4095	~
target ePWM3 temp.ETSEL	0	0	
target_ePWM3_temp.PCCTL	0	0	~
target_ePWM4_temp.TBCTL	4	4	
target ePWM4 temp.TBPHS	0	0	-
target ePWM4 temp.TBPRD	65535	65535	
target_ePWM4_temp.CMPCTL	0	0	~
target_ePWM4_temp.CMPA	2499	2499	
target_ePWM4_temp.AQCTLA	0	0	~
target_ePWM4_temp.CMPB	65535	65535	
target_ePWM4_temp.DBCTL	0	0	~
target_ePWM4_temp.TZCTL	4095	4095	
target_ePWM4_temp.ETSEL	60416	60416	-
target_ePWM4_temp.ETPS	4352	4352	
tangot_or vvivin_tomp.ETFO	7004	7004	

2015-11-06, 13:12:52+0530



ePWM\_Init1

Name	Actual Value	Expected Value	Result
target_ePWM4_temp.PCCTL	0	0	~
target_ePWM7_temp.TBCTL	4	4	~
target_ePWM7_temp.TBPHS	0	0	<b>✓</b>
target_ePWM7_temp.TBPRD	65535	65535	~
target_ePWM7_temp.CMPCTL	0	0	<b>✓</b>
target_ePWM7_temp.CMPA	0	0	~
target_ePWM7_temp.AQCTLB	33	33	<b>✓</b>
target_ePWM7_temp.DBCTL	0	0	~
target_ePWM7_temp.TZCTL	4095	4095	<b>✓</b>
target_ePWM7_temp.ETSEL	0	0	~
target_ePWM7_temp.PCCTL	0	0	<b>✓</b>

T				V
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 1.7 (Repeat Count = 1)			<b>✓</b>
Name	Input Value		
ePWM1_temp	target ePWM1 temp		
ePWM2 temp	target_ePWM2_temp		
ePWM3_temp	target_ePWM3_temp		
ePWM4 temp	target_ePWM4_temp		
ePWM7_temp	target_ePWM7_temp		
k PwmDeadBand Cnt u16	66		
k_PwmRelay_Cnt_u16	65535		
target_ePWM1_temp.DBCTL	11		
target_ePWM2_temp.DBCTL	11		
target ePWM3 temp.DBCTL	11		
Name	Actual Value	Expected Value	Result
target_ePWM1_temp.TBCTL	8196	8196	→ Teodit
target_ePWM1_temp.TBPHS	0	0	·
target_ePWM1_temp.TBPRD	65535	65535	
target_ePWM1_temp.CMPCTL	0	0	•
target_ePWM1_temp.CMPA	2499	2499	
target_ePWM1_temp.AQCTLA	289	289	_
	2499	2499	
target_ePWM1_temp.CMPB	8	8	-
target_ePWM1_temp.DBCTL	5	5	
target_ePWM1_temp.AQCSFRC	66	66	-
target_ePWM1_temp.DBFED			
target_ePWM1_temp.DBRED	66	66	
target_ePWM1_temp.TZCTL	4095	4095	· · · · · · · · · · · · · · · · · · ·
target_ePWM1_temp.ETSEL	0	0	
target_ePWM1_temp.PCCTL	0	0	
target_ePWM2_temp.TBCTL	8196	8196	
target_ePWM2_temp.TBPHS	0	0	· ·
target_ePWM2_temp.TBPRD	65535	65535	· · · · · · · · · · · · · · · · · · ·
target_ePWM2_temp.CMPCTL	0	0	
target_ePWM2_temp.CMPA	2499	2499	<b>✓</b>
target_ePWM2_temp.AQCTLA	288	288	<b>*</b>
target_ePWM2_temp.CMPB	2499	2499	
target_ePWM2_temp.DBCTL	8	8	
target_ePWM2_temp.AQCSFRC	5	5	<b>~</b>
target_ePWM2_temp.DBFED	66	66	<b>~</b>
target_ePWM2_temp.DBRED	66	66	<b>~</b>
target_ePWM2_temp.TZCTL	4095	4095	<b>~</b>
target_ePWM2_temp.ETSEL	0	0	~
target_ePWM2_temp.PCCTL	0	0	~
target_ePWM3_temp.TBCTL	8196	8196	~
target_ePWM3_temp.TBPHS	0	0	~
target_ePWM3_temp.TBPRD	65535	65535	~
target_ePWM3_temp.CMPCTL	0	0	~
target_ePWM3_temp.CMPA	2499	2499	~
target_ePWM3_temp.AQCTLA	288	288	~
target_ePWM3_temp.CMPB	2499	2499	~
target_ePWM3_temp.DBCTL	8	8	~
target_ePWM3_temp.AQCSFRC	5	5	~
target_ePWM3_temp.DBFED	66	66	~
target_ePWM3_temp.DBRED	66	66	~
target_ePWM3_temp.TZCTL	4095	4095	~
target_ePWM3_temp.ETSEL	0	0	<b>✓</b>

2015-11-06, 13:12:52+0530





Name	Actual Value	Expected Value	Result
target_ePWM3_temp.PCCTL	0	0	✓
target_ePWM4_temp.TBCTL	4	4	✓
target_ePWM4_temp.TBPHS	0	0	✓
target_ePWM4_temp.TBPRD	65535	65535	✓
target_ePWM4_temp.CMPCTL	0	0	✓
target_ePWM4_temp.CMPA	2499	2499	✓
target_ePWM4_temp.AQCTLA	0	0	✓
target_ePWM4_temp.CMPB	65535	65535	✓
target_ePWM4_temp.DBCTL	0	0	✓
target_ePWM4_temp.TZCTL	4095	4095	✓
target_ePWM4_temp.ETSEL	60416	60416	✓
target_ePWM4_temp.ETPS	4352	4352	✓
target_ePWM4_temp.PCCTL	0	0	✓
target_ePWM7_temp.TBCTL	4	4	✓
target_ePWM7_temp.TBPHS	0	0	✓
target_ePWM7_temp.TBPRD	65535	65535	✓
target_ePWM7_temp.CMPCTL	0	0	✓
target_ePWM7_temp.CMPA	65535	65535	✓
target_ePWM7_temp.AQCTLB	33	33	✓
target_ePWM7_temp.DBCTL	0	0	✓
target_ePWM7_temp.TZCTL	4095	4095	✓
target_ePWM7_temp.ETSEL	0	0	✓
target ePWM7 temp.PCCTL	0	0	✓

T				V
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 1.8 (Repeat Count = 1)			<b>→</b>	
Name	Input Value			
ePWM1_temp	target_ePWM1_temp			
ePWM2_temp	target_ePWM2_temp			
ePWM3_temp	target_ePWM3_temp	target_ePWM3_temp		
ePWM4_temp	target_ePWM4_temp	target_ePWM4_temp		
ePWM7_temp	target_ePWM7_temp	target_ePWM7_temp		
k_PwmDeadBand_Cnt_u16	485			
k_PwmRelay_Cnt_u16	2500			
target_ePWM1_temp.DBCTL	11			
target_ePWM2_temp.DBCTL	11			
target_ePWM3_temp.DBCTL	11			
Name	Actual Value	Expected Value	Result	
target_ePWM1_temp.TBCTL	8196	8196	•	
target_ePWM1_temp.TBPHS	0	0	•	
target_ePWM1_temp.TBPRD	65535	65535	•	
target_ePWM1_temp.CMPCTL	0	0	•	
target_ePWM1_temp.CMPA	2499	2499	•	
target_ePWM1_temp.AQCTLA	289	289	•	
target_ePWM1_temp.CMPB	2499	2499	•	
target_ePWM1_temp.DBCTL	8	8	•	
target_ePWM1_temp.AQCSFRC	5	5	•	
target_ePWM1_temp.DBFED	485	485	•	
target_ePWM1_temp.DBRED	485	485	•	
target_ePWM1_temp.TZCTL	4095	4095	•	
target_ePWM1_temp.ETSEL	0	0	•	
target_ePWM1_temp.PCCTL	0	0	•	
target_ePWM2_temp.TBCTL	8196	8196	•	
target_ePWM2_temp.TBPHS	0	0	•	
target_ePWM2_temp.TBPRD	65535	65535	•	
target_ePWM2_temp.CMPCTL	0	0	•	
target_ePWM2_temp.CMPA	2499	2499	•	
target_ePWM2_temp.AQCTLA	288	288	•	
target_ePWM2_temp.CMPB	2499	2499	•	
target_ePWM2_temp.DBCTL	8	8	•	
target_ePWM2_temp.AQCSFRC	5	5	•	
target_ePWM2_temp.DBFED	485	485	•	
target_ePWM2_temp.DBRED	485	485	•	
target_ePWM2_temp.TZCTL	4095	4095	•	
target_ePWM2_temp.ETSEL	0	0	•	
target_ePWM2_temp.PCCTL	0	0	•	
target_ePWM3_temp.TBCTL	8196	8196	•	

2015-11-06, 13:12:52+0530



ePWM\_Init1

Name	Actual Value	Expected Value	Result
target_ePWM3_temp.TBPHS	0	0	~
target_ePWM3_temp.TBPRD	65535	65535	<b>✓</b>
target_ePWM3_temp.CMPCTL	0	0	✓
target_ePWM3_temp.CMPA	2499	2499	<b>✓</b>
target_ePWM3_temp.AQCTLA	288	288	✓
target_ePWM3_temp.CMPB	2499	2499	<b>✓</b>
target_ePWM3_temp.DBCTL	8	8	✓
target_ePWM3_temp.AQCSFRC	5	5	~
target_ePWM3_temp.DBFED	485	485	~
target_ePWM3_temp.DBRED	485	485	~
target_ePWM3_temp.TZCTL	4095	4095	~
target_ePWM3_temp.ETSEL	0	0	~
target_ePWM3_temp.PCCTL	0	0	~
target_ePWM4_temp.TBCTL	4	4	~
target_ePWM4_temp.TBPHS	0	0	✓
target_ePWM4_temp.TBPRD	65535	65535	<b>✓</b>
target_ePWM4_temp.CMPCTL	0	0	~
target_ePWM4_temp.CMPA	2499	2499	~
target_ePWM4_temp.AQCTLA	0	0	~
target_ePWM4_temp.CMPB	65535	65535	~
target_ePWM4_temp.DBCTL	0	0	~
target_ePWM4_temp.TZCTL	4095	4095	~
target_ePWM4_temp.ETSEL	60416	60416	~
target_ePWM4_temp.ETPS	4352	4352	~
target_ePWM4_temp.PCCTL	0	0	<b>✓</b>
target_ePWM7_temp.TBCTL	4	4	~
target_ePWM7_temp.TBPHS	0	0	<b>✓</b>
target_ePWM7_temp.TBPRD	65535	65535	~
target_ePWM7_temp.CMPCTL	0	0	~
target_ePWM7_temp.CMPA	2500	2500	~
target_ePWM7_temp.AQCTLB	33	33	<b>✓</b>
target_ePWM7_temp.DBCTL	0	0	~
target_ePWM7_temp.TZCTL	4095	4095	<b>✓</b>
target_ePWM7_temp.ETSEL	0	0	~
target_ePWM7_temp.PCCTL	0	0	<b>✓</b>

T T				✓
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

2015-11-06, 13:14:20+0530





Project	Ap_ePWM_1
Module	ePWM_1
Test Object	ePWM_Per1

#### Instrumentation: Test Object Only

Statement (C0) Coverage	100 %
<b>Decision Coverage</b>	100 %
Branch (C1) Coverage	100 %
MCC Coverage	100 %
MC/DC Coverage	100 %

#### **Statistics**

Total Testcases	3	
Successful	3	~
Failed	0	
Not Executed	0	

#### **Module Properties**

Project Root Directory	D:\Synergy_Work_Area\9BXX_ePWM_Up
Configuration File	D:\Synergy_Work_Area\9BXX_ePWM_Up\UnitTestEnv\config\TMS570_GCC_UDE_CCS4_Config.xml
Target Environment	TI TMS 570 PLS UDE (Default)
Kind of Test	Unit Test
Linker Options	
Source File(s)	
File	\$(PROJECTROOT)\ePWM_Up\src\ePWM.c
Compiler Options	-DSTATIC= -D_DATA_ACCESS= -Dinline= -Dconst= -I\$(PROJECTROOT)\ePWM_Up\utp\contract\Ap_ePWM2 -I\$(PROJECTROOT) \ePWM_Up\utp\contract\-I\$(PROJECTROOT)\\extrLib\\include -I\$(PROJECTROOT)\\StdDef\\include -I\$(PROJECTROOT)\\extrLib\\include -I\$(Compiler Install Path)\\include

Name	Text
Module 'ePWM_1'	Name of Tester:Jayesh Jahagirdar Code File(s) Under Test:ePWM.c Code File(s) Version:2 Module Design Document:ePWM MDD.docx Module Design Document Version:2 Data Dictionary Version:2 Unit Test Plan Version:1 Optimization Level:Level 2 Compiler (CodeGen) Version:1HS470_4.9.5 Model Type:Excel Macro Model Version:Nexteer EPS Unit Test Tool 2.7d/EPS Library 1.32 Total FLASH Used (Bytes):564 Total RAM Used (Bytes):28 Total CALS Used (Bytes):6 Special Test Requirements: Test Date:11-06-2015 Comments:"NOTE1: Inline function defined in ""GlobalMacro.h"" are not unit tested.

Attributes			
Name	Value		
Compiler Install Path	<pre>\$(ProgramFiles)\Texas Instruments\ccsv4\tools\compiler\tms470_4.9.5</pre>		
Float Precision	9		
InitObjDir	\$(PROJECTROOT)\UnitTestEnv\static_build_files\obj		
InitSrcDir	\$(PROJECTROOT)\UnitTestEnv\static_build_files\src		
Linker File	\$(PROJECTROOT)\UnitTestEnv\static_build_files\sys_link.cmd		
Makefile Template	\$(PROJECTROOT)\UnitTestEnv\config\Nexteer_ts_make_ude_ti_tms570_ps.tpl		
Target Install Path	\$(ProgramFiles)\pls\UDE 4.0		
Timer Enabled	false		
Timer Prescale	0		

2015-11-06, 13:14:20+0530



Attributes			
Name	Value		
Timer Resolution			
Timer Unit	Cycles		
UDE Config File	\$(PROJECTROOT)\UnitTestEnv\config\TMS570_UDE_12PIN_JTAG.cfg		
Workspace File	D:\Synergy_Work_Area\9BXX_ePWM_Up\UnitTestEnv\config\UDE_TMS570_DEBUG.WSP		



#### **Test Case 1: Metrices Test**

Specification

Performance metrics (With "None" Instrumentation and "WithPS" environment)

TS 1.1 107.00 Cycles TS 1.2 107.00 Cycles

#### Description Vector Description:

TS1.1"Shortest Execution Path:

TS1.1"Shortest Execution Path:

(CmpAPhaseA\_Cnt\_T\_u16 > 535U)=True

(CmpBPhaseA\_Cnt\_T\_u16 > (PWMPeriod\_Cnt\_T\_u16 - 1U))=False

(CmpAPhaseB\_Cnt\_T\_u16 > 535U)=True

(CmpAPhaseB\_Cnt\_T\_u16 > (PWMPeriod\_Cnt\_T\_u16 - 1U))=False

(CmpAPhaseC\_Cnt\_T\_u16 > 535U)=True

(CmpAPhaseC\_Cnt\_T\_u16 > (PWMPeriod\_Cnt\_T\_u16 - 1U))=False

(CmpAPhaseC\_Cnt\_T\_u16 > (PWMPeriod\_Cnt\_T\_u16 - 1U))=False"

TS1.2"Longest Execution Path:

TS1.2"Longest Execution Path:

(CmpAPhaseA\_Cnt\_T\_u16 > 535U)=False

(CmpBPhaseA\_Cnt\_T\_u16 > (PWMPeriod\_Cnt\_T\_u16 - 1U))=True

(CmpAPhaseB\_Cnt\_T\_u16 > 535U)=False

(CmpBPhaseB\_Cnt\_T\_u16 > (PWMPeriod\_Cnt\_T\_u16 - 1U))=True

(CmpAPhaseC\_Cnt\_T\_u16 > 535U)=True

(CmpBPhaseC\_Cnt\_T\_u16 > (PWMPeriod\_Cnt\_T\_u16 - 1U))=True"

Test Step 1.1 (Repeat Count = 1)			<b>✓</b>
Name	Input Value		
DummyVar4Bln	0		
DummyVarDCA	0		
DummyVarDCB	0		
DummyVarDCC	0		
DummyVarPeriodIn	3632		
k_ADCTrig1Offset_Cnt_s16	0		
Name	Actual Value	Expected Value	Result
DummyVar1A	1281	1281	✓
DummyVar1B	1281	1281	✓
DummyVar2A	1281	1281	✓
DummyVar2B	1281	1281	✓
DummyVar3A	1281	1281	<b>✓</b>
DummyVar3B	1281	1281	✓
DummyVar4A	1281	1281	✓
DummyVar4B	0	0	✓

T				<b>✓</b>
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 1.2 (Repeat Count = 1)			<b>✓</b>
Name	Input Value		
DummyVar4BIn	6000		
DummyVarDCA	6000		
DummyVarDCB	6000		
DummyVarDCC	6000		
DummyVarPeriodIn	6000		
k_ADCTrig1Offset_Cnt_s16	1000		
Name	Actual Value	Expected Value	Result
DummyVar1A	1	1	<b>✓</b>
DummyVar1B	5999	5999	✓
DummyVar2A	1	1	<b>✓</b>
DummyVar2B	5999	5999	✓
DummyVar3A	1	1	<b>✓</b>
DummyVar3B	5999	5999	✓
DummyVar4A	1465	1465	<b>✓</b>
DummyVar4B	6000	6000	<b>✓</b>

T				<b>✓</b>
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	•



#### **Test Case 2: Boundary Test**

Specification

Performance metrics (With "None" Instrumentation and "WithPS" environment)

"WithPS" environment)

TS 2.1 107.00 Cycles
TS 2.2 107.00 Cycles
TS 2.3 107.00 Cycles
TS 2.4 107.00 Cycles
TS 2.4 107.00 Cycles
TS 2.5 107.00 Cycles
TS 2.6 107.00 Cycles
TS 2.7 107.00 Cycles
TS 2.8 107.00 Cycles
TS 2.9 107.00 Cycles
TS 2.1 107.00 Cycles
TS 2.1 107.00 Cycles
TS 2.11 107.00 Cycles
TS 2.12 107.00 Cycles
TS 2.13 107.00 Cycles
TS 2.14 107.00 Cycles
TS 2.15 107.00 Cycles
TS 2.16 107.00 Cycles
TS 2.17 107.00 Cycles
TS 2.18 107.00 Cycles
TS 2.19 107.00 Cycles
TS 2.19 107.00 Cycles
TS 2.19 107.00 Cycles
TS 2.19 107.00 Cycles
TS 2.20 107.00 Cycles
TS 2.21 107.00 Cycles
TS 2.21 107.00 Cycles

#### Description Vector Description:

TS2.1All min

TS2.2All max
TS2.3PWMPeriod\_u16==>Min
TS2.4PWMPeriod\_u16==>Max TS2.5PWMPeriod\_u16==>Pos TS2.6DCPhsAComp\_u16==>Min TS2.7DCPhsAComp\_u16==>Max TS2.8DCPhsAComp\_u16==>Pos TS2.9DCPhsBComp\_u16==>Min TS2.10DCPhsBComp\_u16==>Max TS2.11DCPhsBComp\_u16==>Pos TS2.12DCPhsBc0rinp\_u16==>P0s
TS2.12DCPhsCComp\_u16==>Min
TS2.13DCPhsCComp\_u16==>Max
TS2.14DCPhsCComp\_u16==>Pos
TS2.15ePWM4CMPB\_Cnt\_u16==>Min
TS2.16ePWM4CMPB\_Cnt\_u16==>Pos
TS2.17ePWM4CMPB\_Cnt\_u16==>Pos
TS2.14e\_ADCT\_istal\_Coffeet\_cof\_u16==>Pos TS2.18k\_ADCTrig1Offset\_Cnt\_s16==>Min TS2.19k\_ADCTrig1Offset\_Cnt\_s16==>Max TS2.20k\_ADCTrig1Offset\_Cnt\_s16==>Pos

TS2.21k\_ADCTrig1Offset\_Cnt\_s16==>Def


Test Step 2.1 (Repeat Count = 1)			<b>✓</b>
Name	Input Value		
DummyVar4Bln	0		
DummyVarDCA	0		
DummyVarDCB	0		
DummyVarDCC	0		
DummyVarPeriodIn	3632		
k_ADCTrig1Offset_Cnt_s16	0		
Name	Actual Value	Expected Value	Result
DummyVar1A	1281	1281	~
DummyVar1B	1281	1281	•
		· = · ·	
DummyVar2A	1281	1281	~
DummyVar2A DummyVar2B	1281 1281		· ·
·		1281	~
DummyVar2B	1281	1281 1281	•
DummyVar2B DummyVar3A	1281 1281	1281 1281 1281	9

T				<b>✓</b>
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 2.2 (Repeat Count = 1)			<b>✓</b>
Name	Input Value		
DummyVar4BIn	6000		
DummyVarDCA	6000		
DummyVarDCB	6000		
DummyVarDCC	6000		
DummyVarPeriodIn	6000		
k_ADCTrig1Offset_Cnt_s16	1000		
Name	Actual Value	Expected Value	Result
DummyVar1A	1	1	~

2015-11-06, 13:14:20+0530





	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -		
DummyVar1B	5999	5999	~
DummyVar2A	1	1	~
DummyVar2B	5999	5999	~
DummyVar3A	1	1	~
DummyVar3B	5999	5999	~
DummyVar4A	1465	1465	~
DummyVar4B	6000	6000	~

T				<b>✓</b>
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 2.3 (Repeat Count = 1)			✓
Name	Input Value		
DummyVar4BIn	4948		
DummyVarDCA	2663		
DummyVarDCB	4707		
DummyVarDCC	5777		
DummyVarPeriodIn	3632		
k_ADCTrig1Offset_Cnt_s16	645		
Name	Actual Value	Expected Value	Result
DummyVar1A	1	1	✓
DummyVar1B	2664	2664	✓
DummyVar2A	64463	64463	<b>✓</b>
DummyVar2B	3631	3631	✓
DummyVar3A	63928	63928	✓
DummyVar3A DummyVar3B	63928 3631	63928 3631	~
·			-

T				V
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 2.4 (Repeat Count = 1)			<b>✓</b>
Name	Input Value		
DummyVar4BIn	4313		
DummyVarDCA	1637		
DummyVarDCB	301		
DummyVarDCC	5599		
DummyVarPeriodIn	6000		
k_ADCTrig1Offset_Cnt_s16	982		
Name	Actual Value	Expected Value	Result
DummyVar1A	1646	1646	✓
DummyVar1B	3283	3283	✓
DummyVar2A	2314	2314	✓
DummyVar2B	2615	2615	✓
DummyVar3A	1	1	✓
DummyVar3B	5600	5600	✓
DummyVar4A	1483	1483	<b>✓</b>
DummyVar4B	4313	4313	<b>✓</b>

T				<b>✓</b>
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 2.5 (Repeat Count = 1)	
Name	Input Value
DummyVar4BIn	5376
DummyVarDCA	5236
DummyVarDCB	3108
DummyVarDCC	5956
DummyVarPeriodIn	3632

2015-11-06, 13:14:20+0530



Name	Input Value		
k_ADCTrig1Offset_Cnt_s16	312		
Name	Actual Value	Expected Value	Result
DummyVar1A	64199	64199	~
DummyVar1B	3631	3631	~
DummyVar2A	1	1	~
DummyVar2B	3109	3109	~
DummyVar3A	63839	63839	~
DummyVar3B	3631	3631	~
DummyVar4A	969	969	~
DummyVar4B	5376	5376	~

T				<b>✓</b>
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 2.6 (Repeat Count = 1)			✓
Name	Input Value		
DummyVar4BIn	1335		
DummyVarDCA	0		
DummyVarDCB	4542		
DummyVarDCC	5038		
DummyVarPeriodIn	4317		
k_ADCTrig1Offset_Cnt_s16	240		
Name	Actual Value	Expected Value	Result
DummyVar1A	1623	1623	✓
DummyVar1B	1623	1623	✓
DummyVar2A	64888	64888	✓
DummyVar2B	3894	3894	✓
DummyVar3A	64640	64640	✓
DummyVar3B	4142	4142	✓
DummyVar4A	1383	1383	✓
DummyVar4B	1335	1335	<b>✓</b>

T				<b>✓</b>
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	<b>✓</b>

Test Step 2.7 (Repeat Count = 1)			✓
Name	Input Value		
DummyVar4BIn	2136		
DummyVarDCA	6000		
DummyVarDCB	4804		
DummyVarDCC	2456		
DummyVarPeriodIn	4347		
k_ADCTrig1Offset_Cnt_s16	879		
Name	Actual Value	Expected Value	Result
DummyVar1A	64174	64174	~
DummyVar1B	4346	4346	✓
DummyVar2A	64772	64772	<b>✓</b>
DummyVar2B	4040	4040	<b>✓</b>
DummyVar3A	410	410	<b>✓</b>
DummyVar3B	2866	2866	✓
DummyVar4A	759	759	~
DummyVar4B	2136	2136	<b>✓</b>

T				<b>✓</b>
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	•

Test Step 2.8 (Repeat Count = 1)	
Name	Input Value
DummyVar4BIn	3320
DummyVarDCA	5878

2015-11-06, 13:14:20+0530



Name	Input Value		
DummyVarDCB	1951		
DummyVarDCC	4832		
DummyVarPeriodIn	5467		
k_ADCTrig1Offset_Cnt_s16	129		
Name	Actual Value	Expected Value	Result
DummyVar1A	64795	64795	~
DummyVar1B	5137	5137	✓
DummyVar2A	1223	1223	<b>✓</b>
DummyVar2B	3174	3174	✓
DummyVar3A	1	1	✓
DummyVar3B	4833	4833	✓
DummyVar4A	2069	2069	<b>✓</b>
DummyVar4B	3320	3320	✓

T				✓
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 2.9 (Repeat Count = 1)			✓
Name	Input Value		
DummyVar4BIn	2133		
DummyVarDCA	1540		
DummyVarDCB	0		
DummyVarDCC	5937		
DummyVarPeriodIn	3665		
k_ADCTrig1Offset_Cnt_s16	570		
Name	Actual Value	Expected Value	Result
DummyVar1A	527	527	~
DummyVar1B	2067	2067	✓
DummyVar2A	1297	1297	<b>✓</b>
DummyVar2B	1297	1297	✓
DummyVar3A	63865	63865	<b>✓</b>
DummyVar3B	3664	3664	✓
DummyVar4A	727	727	<b>✓</b>
DummvVar4B	2133	2133	<b>✓</b>

Τ				V
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 2.10 (Repeat Count = 1)			<b>✓</b>
Name	Input Value		
DummyVar4BIn	1226		
DummyVarDCA	539		
DummyVarDCB	6000		
DummyVarDCC	1550		
DummyVarPeriodIn	5434		
k_ADCTrig1Offset_Cnt_s16	607		
Name	Actual Value	Expected Value	Result
DummyVar1A	1912	1912	~
DummyVar1B	2451	2451	✓
DummyVar2A	64718	64718	<b>✓</b>
DummyVar2B	5182	5182	✓
DummyVar3A	1407	1407	<b>✓</b>
DummyVar3B	2957	2957	✓
DummyVar4A	1575	1575	<b>✓</b>
DummyVar4B	1226	1226	<b>✓</b>

T				
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~



Test Step 2.11 (Repeat Count = 1)			✓
Name	Input Value		
DummyVar4BIn	3474		
DummyVarDCA	185		
DummyVarDCB	3474		
DummyVarDCC	1047		
DummyVarPeriodIn	5561		
k_ADCTrig1Offset_Cnt_s16	610		
Name	Actual Value	Expected Value	Result
DummyVar1A	2153	2153	<b>✓</b>
DummyVar1A DummyVar1B	2153 2338	2153 2338	✓ ✓
			•
DummyVar1B	2338	2338	•
DummyVar1B DummyVar2A	2338 508	2338 508	~
DummyVar1B DummyVar2A DummyVar2B	2338 508 3982	2338 508 3982	~
DummyVar1B DummyVar2A DummyVar2B DummyVar3A	2338 508 3982 1722	2338 508 3982 1722	~

Τ				V
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 2.12 (Repeat Count = 1)			✓
Name	Input Value		
DummyVar4BIn	3780		
DummyVarDCA	1936		
DummyVarDCB	5431		
DummyVarDCC	0		
DummyVarPeriodIn	5311		
k_ADCTrig1Offset_Cnt_s16	694		
Name	Actual Value	Expected Value	Result
DummyVar1A	1152	1152	~
DummyVar1B	3088	3088	✓
DummyVar2A	64941	64941	_
Bulliny valer	04941	04941	· · · · · · · · · · · · · · · · · · ·
DummyVar2B	4836	4836	~
·			
DummyVar2B	4836	4836	~
DummyVar2B DummyVar3A	4836 2120	4836 2120	~

Τ				V
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 2.13 (Repeat Count = 1)	Innut Value		
Name	Input Value		
DummyVar4BIn	836		
DummyVarDCA	4741		
DummyVarDCB	5255		
DummyVarDCC	6000		
DummyVarPeriodIn	3739		
k_ADCTrig1Offset_Cnt_s16	850		
Name	Actual Value	Expected Value	Result
DummyVar1A	64500	64500	~
DummyVar1B	3705	3705	✓
DummyVar2A	64243	64243	<b>✓</b>
DummyVar2B	3738	3738	~
DummyVar3A	63870	63870	<b>✓</b>
	3738	3738	~
DummyVar3B			
DummyVar3B DummyVar4A	484	484	✓

Т				
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~



Test Step 2.14 (Repeat Count = 1)			<b>✓</b>
Name	Input Value		
DummyVar4BIn	365		
DummyVarDCA	1783		
DummyVarDCB	2500		
DummyVarDCC	3160		
DummyVarPeriodIn	4612		
k_ADCTrig1Offset_Cnt_s16	97		
Name	Actual Value	Expected Value	Result
DummyVar1A	879	879	~
DummyVar1B	2662	2662	~
DummyVar2A	521	521	~
DummyVar2B	3021	3021	~
DummyVar3A	191	191	~
DummyVar3B	3351	3351	~
DummyVar4A	1674	1674	~

Τ				<b>✓</b>
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 2.15 (Repeat Count = 1)			✓
Name	Input Value		
DummyVar4BIn	0		
DummyVarDCA	1411		
DummyVarDCB	738		
DummyVarDCC	4155		
DummyVarPeriodIn	5675		
k_ADCTrig1Offset_Cnt_s16	394		
Name	Actual Value	Expected Value	Result
DummyVar1A	1597	1597	~
DummyVar1B	3008	3008	✓
DummyVar2A	1933	1933	✓
DummyVar2B	2671	2671	✓
DummyVar3A	225	225	✓
DummyVar3B	4380	4380	✓
DummyVar4A	1908	1908	✓
			<b>✓</b>

T				
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	•

Test Step 2.16 (Repeat Count = 1)			✓
Name	Input Value		
DummyVar4BIn	6000		
DummyVarDCA	2883		
DummyVarDCB	5725		
DummyVarDCC	662		
DummyVarPeriodIn	5504		
k_ADCTrig1Offset_Cnt_s16	823		
Name	Actual Value	Expected Value	Result
DummyVar1A	775	775	~
DummyVar1B	3658	3658	~
DummyVar2A	64890	64890	~
DummyVar2B	5079	5079	~
DummyVar3A	1886	1886	~
DummyVar3B	2548	2548	~
DummyVar4A	1394	1394	~
DummyVar4B	6000	6000	~



T				<b>✓</b>
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	

Test Step 2.17 (Repeat Count = 1)			<b>✓</b>
Name	Input Value		
DummyVar4BIn	804		
DummyVarDCA	1527		
DummyVarDCB	4784		
DummyVarDCC	658		
DummyVarPeriodIn	4516		
k_ADCTrig1Offset_Cnt_s16	268		
Name	Actual Value	Expected Value	Result
DummyVar1A	959	959	<b>✓</b>
DummyVar1B	2486	2486	✓
DummyVar2A	64867	64867	<b>✓</b>
DummyVar2B	4115	4115	✓
DummyVar3A	1394	1394	<b>✓</b>
DummyVar3B	2052	2052	✓
DummyVar4A	1455	1455	~
DummyVar4B	804	804	✓

T				V
Actual Function	Count	Expected Function	Coun	t Result
*none*	0	*** No Call Expected ***	0	~

Test Step 2.18 (Repeat Count = 1)			<b>✓</b>
Name	Input Value		
DummyVar4BIn	2549		
DummyVarDCA	2043		
DummyVarDCB	4178		
DummyVarDCC	1743		
DummyVarPeriodIn	5910		
k_ADCTrig1Offset_Cnt_s16	0		
Name	Actual Value	Expected Value	Result
DummyVar1A	1398	1398	<b>✓</b>
DummyVar1B	3441	3441	✓
DummyVar2A	331	331	✓
DummyVar2B	4509	4509	✓
DummyVar3A	1548	1548	✓
DummyVar3B	3291	3291	✓
DummyVar4A	2420	2420	✓
DummyVar4B	2549	2549	<b>✓</b>

T				<b>✓</b>
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 2.19 (Repeat Count = 1)			<b>✓</b>
Name	Input Value		
DummyVar4BIn	1122		
DummyVarDCA	269		
DummyVarDCB	2410		
DummyVarDCC	2393		
DummyVarPeriodIn	5696		
k_ADCTrig1Offset_Cnt_s16	1000		
Name	Actual Value	Expected Value	Result
DummyVar1A	2178	2178	<b>✓</b>
DummyVar1B	2447	2447	<b>✓</b>
DummyVar2A	1108	1108	~
DummyVar2B	3518	3518	<b>✓</b>
DummyVar3A	1116	1116	<b>✓</b>
DummyVar3B	3509	3509	<b>✓</b>

2015-11-06, 13:14:20+0530





Name	Actual Value	Expected Value	Result
DummyVar4A	1313	1313	~
DummyVar4B	1122	1122	<b>✓</b>

T				<b>✓</b>
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 2.20 (Repeat Count = 1)			✓
Name	Input Value		
DummyVar4BIn	2973		
DummyVarDCA	2895		
DummyVarDCB	97		
DummyVarDCC	3354		
DummyVarPeriodIn	3765		
k_ADCTrig1Offset_Cnt_s16	899		
Name	Actual Value	Expected Value	Result
DummyVar1A	1	1	~
DummyVar1B	2896	2896	•
DummyVar2A	1299	1299	~
DummyVar2B	1396	1396	•
DummyVar3A	1	1	~
DummyVar3B	3355	3355	•
DummyVar4A	448	448	~
DummyVar4B	2973	2973	~

Τ				V
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 2.21 (Repeat Count = 1)			✓
Name	Input Value		
DummyVar4BIn	2973		
DummyVarDCA	2895		
DummyVarDCB	97		
DummyVarDCC	3354		
DummyVarPeriodIn	3765		
k_ADCTrig1Offset_Cnt_s16	15		
Name	Actual Value	Expected Value	Result
DummyVar1A	1	1	~
DummyVar1B	2896	2896	<b>✓</b>
DummyVar2A	1299	1299	<b>✓</b>
DummyVar2B	1396	1396	<b>✓</b>
Dunning val2D	1390	1390	•
DummyVar3A	1	1	
•	1 1 3355		
DummyVar3A	1	1	~

Т				
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~



#### Test Case 3: Path Test

Specification

Performance metrics (With "None" Instrumentation and "WithPS" environment)

TS 3.1 107.00 Cycles TS 3.2 107.00 Cycles

Description Vector Description:

TS3.1"

TS3.1"
(CmpAPhaseA\_Cnt\_T\_u16 > 535U)=True,
(CmpBPhaseA\_Cnt\_T\_u16 > (PWMPeriod\_Cnt\_T\_u16 - 1U))=False,
(CmpAPhaseB\_Cnt\_T\_u16 > 535U)=True,
(CmpBPhaseB\_Cnt\_T\_u16 > (PWMPeriod\_Cnt\_T\_u16 - 1U))=False,
(CmpAPhaseC\_Cnt\_T\_u16 > 535U)=True,
(CmpAPhaseC\_Cnt\_T\_u16 > 535U)=True,
(CmpAPhaseC\_Cnt\_T\_u16 > 755U)\_False,
(CmpAPhaseC\_Cnt\_T\_u16 > 75VU)\_False,
(CmpAPhaseC\_Cnt\_T\_u16 > 57VU)\_False,
(CmpAPhaseC\_Cnt\_T\_u16 > 57VU)\_False

TS3.2"
(CmpAPhaseA\_Cnt\_T\_u16 > 535U)=False,
(CmpBPhaseA\_Cnt\_T\_u16 > ( PWMPeriod\_Cnt\_T\_u16 - 1U))=True,
(CmpAPhaseB\_Cnt\_T\_u16 > 535U)=False,
(CmpBPhaseB\_Cnt\_T\_u16 > ( PWMPeriod\_Cnt\_T\_u16 - 1U))=True,
(CmpAPhaseC\_Cnt\_T\_u16 > 535U)=False,
(CmpBPhaseC\_Cnt\_T\_u16 > ( PWMPeriod\_Cnt\_T\_u16 - 1U))=True,"

Test Step 3.1 (Repeat Count = 1)			✓
Name	Input Value		
DummyVar4BIn	0		
DummyVarDCA	0		
DummyVarDCB	0		
DummyVarDCC	0		
DummyVarPeriodIn	3632		
k_ADCTrig1Offset_Cnt_s16	0		
Name	Actual Value	Expected Value	Result
DummyVar1A	1281	1281	~
DummyVar1B	1281	1281	<b>✓</b>
DummyVar2A	1281	1281	<b>✓</b>
DummyVar2B	1281	1281	<b>✓</b>
DummyVar3A	1281	1281	<b>✓</b>
DummyVar3B	1281	1281	<b>✓</b>
DummyVar4A	1281	1281	~
DummyVar4B	0	0	<b>✓</b>

T				<b>✓</b>
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~

Test Step 3.2 (Repeat Count = 1)			✓
Name	Input Value		
DummyVar4BIn	6000		
DummyVarDCA	6000		
DummyVarDCB	6000		
DummyVarDCC	6000		
DummyVarPeriodIn	6000		
k_ADCTrig1Offset_Cnt_s16	1000		
Name	Actual Value	Expected Value	Result
DummyVar1A	1	1	~
DummyVar1B	5999	5999	✓
DummyVar2A	1	1	<b>✓</b>
DummyVar2B	5999	5999	✓
DummyVar3A	1	1	<b>✓</b>
DummyVar3B	5999	5999	✓
DummyVar4A	1465	1465	<b>✓</b>
DummyVar4B	6000	6000	✓

T ·				
Actual Function	Count	Expected Function	Count	Result
*none*	0	*** No Call Expected ***	0	~