

MICROSAR OS

Technical Reference

Version 2.12.0

Authors	Anton Schmukel, Ivan Begert, Stefano Simoncelli,
	Torsten Schmidt, Da He, David Feuerstein, Michael
	Kock, Martin Schultheiß, Andreas Jehl, Fabian Wild, Senol Cendere, Benjamin Seifert
Status	Released



Document Information

History

Author	Date	Version	Remarks
Torsten Schmidt	2016-04-27	1.0.0	First release version
Torsten Schmidt	2016-05-18	1.0.1	References to hardware manuals added. Revision work
Torsten Schmidt	2016-06-03	1.0.2	Fix of ESCAN00089598
Torsten Schmidt	2016-06-20	1.1.0	List of OS internal objects added. Additional startup concept chapter added. Chapter "Memory mapping concept" reworked. Description of "generate callout stubs" feature added.
Torsten Schmidt	2016-07-05	1.1.1	Chapter "Memory Mapping Concept" extended. IOC notification callback concept changed. HSI of RH850 family added. HSI of Power PC family added.
Torsten Schmidt	2016-07-19	1.1.2	Chapter "Memory Mapping Concept" changed. Hints for shorter compile times added. Nesting behavior of OS hooks described.
Ivan Begert	2016-08-11	1.1.3	HSI of ARM family added.
Torsten Schmidt	2016-08-12	1.1.4	Chapter "Memory Mapping Concept" extended. Chapter "Clear Pending Interrupt" extended. Chapter "RH850 Special Characteristics" extended.
Ivan Begert	2016-08-18	1.1.5	HSI of ARM Zynq UltraScale added.
Torsten Schmidt	2016-08-30	1.1.6	HSI of RH850 extended.
Torsten Schmidt	2016-08-31	1.1.7	ORTI Debugging added. Timing Hook Macros reworked. Chapter "Memory Mapping Concept" changed. Chapter "Category 1 Interrupts" extended.
Stefano Simoncelli Torsten Schmidt	2016-09-15	1.1.8	Chapter "Interrupt Source API" extended. HSI chapter for ARM extended
Torsten Schmidt	2016-09-22	1.2.0	VTT OS and Dual Target Concept added. Chapter ORTI Debugging extended.
Anton Schmukel Da He	2016-10-14	1.3.0	Ristrictions concerning API usage before StartOS() documented. Clarification concerning forcible termination and schedule tables added. Deviations in IOC added. Notes on mixed criticality systems added. Chapter "RH850 Special Characteristics" extended.
Torsten Schmidt	2016-10-19	1.3.1	Chapter "Configuration of X-Signals" added. Chapter "Power PC Special Characteristics"



	1	1	
			extended. Correction of startup examples. Chapter "User include files" added. RH850 HSI extended. PPC HSI extended. Hardware Overview extended by RH850.
David Feuerstein	2016-11-03	1.4.0	PPC HSI extended. Chapter ORTI Debugging extended.
Michael Kock	2016-11-25	1.5.0	Updated chapter Timing Hooks
Martin Schultheiß	2016-12-08	1.6.0	PPC HSI extended. Updated characteristics of VTT OS.
David Feuerstein Andreas Jehl Ivan Begert Stefano Simoncelli	2016-12-22	1.7.0	Updated precautions in PreStartTask. Support new Power PC Derivative: PC580003 Support IAR compiler for ARM ARM Cortex-A HSI added
David Feuerstein Torsten Schmidt	2017-01-23	1.8.0	Chapter "Memory Mapping Concept" changed. Chapter "Resulting sections" extended. Chapter "X-Signals" extended. Chapter "API Description" extended.
Torsten Schmidt Stefano Simoncelli David Feuerstein	2017-02-06	2.0.0	Chapter "Memory Mapping Concept" corrected. Chapter "MICROSAR OS Deviations from AUTOSAR OS Specification" extended. Chapter "IOC" extended. Feature "Fast Trusted Functions" added. Chapter "Non-Trusted Functions (NTF)" changed. ARM Cortex-M Hardware overview updated. Feature "Barriers" added.
Martin Schultheiß Benjamin Seifert Da He Torsten Schmidt Stefano Simoncelli Anton Schmukel	2017-03-22	2.1.0	Updated Hardware Overview for Power PC derivative groups (RM revisions). Chapter "MICROSAR OS Deviations from AUTOSAR OS Specification" corrected. Added API OSError_GetScheduleTableStatus_ScheduleStatus Chapter "ARM Special characteristic" extended. Chapter "Cortex-R derivatives" extended. Chapter "Idle Task" extended. TI Compiler added as supported compiler for ARM. Platform POSIX added Added HSI for ARM Cortext-M
Fabian Wild Stefano Simoncelli	2017-03-31	2.2.0	Added AUTOSAR specification deviations. Changed address parameter type in periperal API functions.
Da He Martin Schultheiß	2017-04-11	2.3.0	Added HSI for TI AR16xx Added information for Hardware Init Core
Senol Cendere Torsten Schmidt	2017-05-10	2.4.0	Added HSI for R-Car H3.



	1		
Martin Schultheiß Da He			Extended chapter "Memory Mapping Concept". Added chapter "Linking of Spinlocks". Updated HSI for S32K derivatives. Added chapter for exception context manipulation
Fabian Wild Martin Schultheiß	2017-06-19	2.5.0	Removed ORTI tracing from Os_Init and Os_InitMemory Support new Power PC Derivative: SPC574Sxx
Torsten Schmidt	2017-06-06	2.6.0	Added descriptions for category 0 ISRs.
Ivan Begert Senol Cendere	2017-07-05	2.6.1	Chapter "ARM Special characteristic" extended. RH850 HSI extended. Updated Table 1-9 Supported RH850 Compilers. Updated Chapter 4.5.2 RH850
Torsten Schmidt	2017-07-17	2.7.0	Chapter "Software Stack Check" extended. Chapter "VTT OS Specifics" extended. Chapter "Initialization of Interrupt Sources" extended. Chapter "Notes on Category 1 ISRs" extended. Chapter "Notes on Category 0 ISRs" extended. Chapter "Pre-Process Linker Command Files" added. API description of "Os_Init" extended.
Senol Cendere Da He Andreas Jehl	2017-08-15	2.8.0	Documented support for more RH850 derivatives and compiler versions. Updated documentations regarding location of OS identifiers. Support ARM CC (5.x) compiler for ARM Cortex-M Documented support of TC39x derivative with Tasking v6.0r1p2 compiler
Martin Schultheiß	2017-08-17	2.9.0	Updated Derivative Support for PPC and RH850
Senol Cendere Torsten Schmidt Rainer Künnemeyer	2017-10-25	2.10.0	New vector timing hooks OS_VTHACTIVATION_LIMIT and OS_VTH_WAITEVENT_NOWAIT, usage of vector timing hooks now also in safety systems. Chapter "Task Stack Sharing" Extended Added comments on RTE interrupt API
Da He Benjamin Seifert	2017-11-13	2.11.0	Support GCC Linaro compiler for ARM Cortex-A/R and Cortex-M Added HighTec compiler support for PowerPC and TriCore Added MPC56xx derivatives to chapter "Hardware Overview" and "Hardware Software Interfaces" Fixed Timing Hooks API descriptions
Stefano Simoncelli Torsten Schmidt Benjamin Seifert	2017-12-14	2.12.00	Support for TDA2x family derivatives Support for TriCore Aurix TC38x Added caution to chapter "Aurix Special Characteristics Fixed descriptions in chapter "Os generated



		objects"
		Objects



Reference Documents

No.	Source	Title	Version
[1]	AUTOSAR	Specification of Operating System Document ID 034: AUTOSAR_SWS_OS	4.2.1
[2]	OSEK/VDX	OSEK/VDX Operating System Specification This document is available in PDF-format on the Internet at the OSEK/VDX homepage (http://www.osek-vdx.org)	2.2.3
[3]	OSEK/VDX	OSEK RunTime Interface (ORTI) Part A: Language Specification. This document is available in PDF-format on the Internet at the OSEK/VDX homepage (http://www.osek-vdx.org)	2.2
[4]	OSEK/VDX	OSEK Run Time Interface (ORTI) Part B: OSEK Objects and Attributes This document is available in PDF-format on the Internet at the OSEK/VDX homepage (http://www.osek-vdx.org)	2.2
[5]	Lauterbach	ORTI Representation of SMP Systems (ORTI 2.3)	4
[6]	Vector	vVIRTUALtarget Technical Reference	See delivery information
[7]	Vector	Startup with Vector and vVIRTUALtarget	See delivery information
[8]	Vector	MICROSAR VStdLib Technical Reference TechnicalReference_VStdLib_GenericAsr.pdf	See delivery information



Caution

We have configured the programs in accordance with your specifications in the questionnaire. Whereas the programs do support other configurations than the one specified in your questionnaire, Vector's release of the programs delivered to your company is expressly restricted to the configuration you have specified in the questionnaire.



Contents

1	Intro	duction			24		
	1.1	Archited	ture Overvie	ew	24		
	1.2	Abstract	t		25		
	1.3	Charact	eristics		25		
	1.4	Hardware Overview					
		1.4.1	TriCore A	urix	27		
		1.4.2	Power PC	· · · · · · · · · · · · · · · · · · ·	28		
		1.4.3	ARM		30		
		1.4.4	RH850		32		
		1.4.5	VTT OS		33		
			1.4.5.1	Characteristics of VTT OS	33		
		1.4.6	POSIX O	S	33		
			1.4.6.1	Characteristic of POSIX OS	34		
2	Func	tional Des	cription		35		
	2.1	General					
	2.2	MICROSAR OS Deviations from AUTOSAR OS Specification					
		2.2.1	Generic D	Deviation for API Functions	35		
		2.2.2	Trusted Function API Deviations				
		2.2.3	Service Protection Deviation				
		2.2.4	Code Protection				
		2.2.5	SyncSche	36			
		2.2.6	CheckTas	sk/ISRMemoryAccess API Deviation	37		
		2.2.7	Interrupt API Deviation				
		2.2.8	Cross Co	re Getter APIs	37		
		2.2.9	IOC		38		
		2.2.10	Return va	llue upon stack violation	38		
		2.2.11	Handling	of OS internal errors	39		
		2.2.12	Forcible T	ermination of Applications	39		
		2.2.13	OS Confi	guration	40		
	2.3	Stack C	oncept		41		
		2.3.1	Task Stac	k Sharing	42		
			2.3.1.1	Description	42		
			2.3.1.2	Activation	42		
			2.3.1.3	Usage	43		
		2.3.2	ISR Stack	Sharing	43		
			2.3.2.1	Description	43		
			2.3.2.2	Activation	43		
			2.3.2.3	Usage	44		



	2.3.3	Stack Ch	eck Strategy	44
	2.3.4	Software	Stack Check	44
		2.3.4.1	Description	44
		2.3.4.2	Activation	45
		2.3.4.3	Usage	45
	2.3.5	Stack Su	pervision by MPU	46
		2.3.5.1	Description	46
		2.3.5.2	Activation	46
		2.3.5.3	Usage	46
	2.3.6	Stack Us	age Measurement	47
		2.3.6.1	Description	47
		2.3.6.2	Activation	47
		2.3.6.3	Usage	47
2.4	Interrupt	t Concept		48
	2.4.1	Interrupt	Handling API	48
	2.4.2	Interrupt	Levels	48
	2.4.3	Interrupt '	Vector Table	49
	2.4.4	Nesting of	of Category 2 Interrupts	49
		2.4.4.1	Description	49
		2.4.4.2	Activation	49
	2.4.5	Category	1 Interrupts	49
		2.4.5.1	Implementation of Category 1 ISRs	49
		2.4.5.2	Nesting of Category 1 ISRs	49
		2.4.5.3	Category 1 ISRs before StartOS	50
		2.4.5.4	Notes on Category 1 ISRs	50
	2.4.6	Initializati	on of Interrupt Sources	51
	2.4.7	Unhandle	ed Interrupts	52
2.5	Exception	on Concept		53
	2.5.1	Exception	n Vector Table	53
	2.5.2	Unhandle	ed Exceptions	53
2.6	Timer C	oncept		54
	2.6.1	Description	on	54
	2.6.2	Activation	1	54
	2.6.3	Usage		54
	2.6.4	Depende	ncies	54
2.7	Periodic	al Interrupt	Timer (PIT)	55
	2.7.1	Description	on	55
	2.7.2	Activation	1	55
2.8	High Re	solution Tin	ner (HRT)	56
	2.8.1	Description	on	56
	2.8.2	Activation	1	56



2.9	PIT vers	us HRT		56		
2.10	Startup Concept					
2.11	Single C	ore Startup.		58		
	2.11.1	Single Co	re Derivatives	58		
	2.11.2	Multi Core	Derivatives	58		
		2.11.2.1	Examples for SC1 / SC2 Systems	58		
		2.11.2.2	Examples for SC3 / SC4 Systems	59		
2.12	Multi Co	re Startup		61		
	2.12.1	Example f	or SC1 / SC2 Systems	61		
	2.12.2	Examples	for SC3 / SC4 systems	62		
		2.12.2.1	Only with AUTOSAR Cores	62		
		2.12.2.2	Mixed Core System	62		
2.13	Error Ha	ndling		64		
2.14	Error Re	porting		64		
	2.14.1	Extension	of Service IDs	64		
	2.14.2	Extension	of Error Codes	65		
	2.14.3	Detailed E	rror Codes	65		
2.15	Multi Co	re Concepts		67		
	2.15.1	Scheduling	g and Dispatching	67		
	2.15.2	Multi Core	Data Concepts	67		
	2.15.3	X-Signals		67		
	2.15.4	Master / Slave Core67				
	2.15.5	Hardware Init Core6				
	2.15.6	Startup of	a Multi Core System	67		
	2.15.7	Spinlocks		67		
		2.15.7.1	Linking of Spinlocks	68		
	2.15.8	Cache		68		
	2.15.9	Shutdown		68		
		2.15.9.1	Shutdown of one Core	68		
		2.15.9.2	Shutdown of all Cores	68		
		2.15.9.3	Shutdown during Protection Violation	68		
2.16	Debuggi	ing Concepts	S	69		
	2.16.1	Descriptio	n	69		
	2.16.2	Activation		69		
	2.16.3	ORTI Deb	ugging	69		
2.17	Memory	Protection		71		
	2.17.1	Usage of t	he System MPU	71		
	2.17.2	Usage of t	he Core MPUs	71		
	2.17.3	Configurat	tion Aspects	71		
		2.17.3.1	Static MPU Regions	72		
		2.17.3.2	Dynamic MPU Regions	72		



		2.17.3.3	Freedom from Interference	72		
	2.17.4	Stack Mor	nitoring	73		
	2.17.5	Protection	Violation Handling	73		
	2.17.6	Optimized	/ Fast Core MPU Handling	73		
	2.17.7	Recomme	nded Configuration	74		
2.18	Memory	Access Che	ecks	75		
	2.18.1	Descriptio	n	75		
	2.18.2	Activation		75		
	2.18.3	Usage		75		
	2.18.4	Depender	icies	75		
2.19	Timing F	Protection Co	oncept	76		
	2.19.1	Descriptio	n	76		
	2.19.2	Activation		76		
	2.19.3	Usage		77		
2.20	IOC			78		
	2.20.1	Descriptio	n	78		
	2.20.2	Unqeued	(Last Is Best) Communication	78		
		2.20.2.1	1:1 Communication Variant	78		
		2.20.2.2	N:1 Communication Variant	78		
		2.20.2.3	N:M Communication Variant	79		
	2.20.3	Queued Communication				
	2.20.4	Notificatio	n	79		
	2.20.5	Particulari	ties	79		
		2.20.5.1	N:1 Queued Communication	79		
		2.20.5.2	IOC Spinlocks	80		
		2.20.5.3	Notification	80		
		2.20.5.4	Complex Data Types	81		
2.21	Trusted	OS Applicati	ions	82		
	2.21.1	Trusted O	S Applications with Memory Protection	82		
		2.21.1.1	Description	82		
		2.21.1.2	Activation	82		
		2.21.1.3	Dependencies	82		
	2.21.2	Trusted O	S Applications in User Mode	82		
		2.21.2.1	Description	82		
		2.21.2.2	Activation	82		
		2.21.2.3	Dependencies	82		
	2.21.3	Trusted Fu	unctions	83		
2.22	OS Hoo	ks		84		
	2.22.1	Runtime C	Context	84		
	2.22.2	Nesting be	ehavior	84		
	2.22.3	Hints		84		



3	Vector	Specific (OS Features	86			
	3.1	Optimized Spinlocks					
		3.1.1	Description	86			
		3.1.2	Activation	86			
		3.1.3	Usage	86			
	3.2	Barriers.		87			
		3.2.1	Description	87			
		3.2.2	Activation	87			
		3.2.3	Usage	87			
	3.3	Periphera	al Access API	89			
		3.3.1	Description	89			
		3.3.2	Activation	89			
		3.3.3	Usage	89			
		3.3.4	Dependencies	89			
		3.3.5	Alternatives	89			
		3.3.6	Common Use Cases	89			
	3.4	Trusted F	Function Call Stubs	90			
		3.4.1	Description	90			
		3.4.2	Activation	90			
		3.4.3	Usage	90			
		3.4.4	Dependencies	90			
	3.5	Non-Trusted Functions (NTF)					
		3.5.1	Description	91			
		3.5.2	Activation	91			
		3.5.3	Usage	91			
		3.5.4	Dependencies	91			
	3.6	Fast Trus	sted Functions	92			
		3.6.1	Description	92			
		3.6.2	Activation	92			
		3.6.3	Usage	92			
		3.6.4	Dependencies	92			
	3.7	Interrupt Source API					
		3.7.1	Description	93			
	3.8	Pre-Start	t Task	94			
		3.8.1	Description	94			
		3.8.2	Activation	94			
		3.8.3	Usage	94			
		3.8.4	Dependencies				
	3.9	X-Signals	` S				
		3.9.1	Description				
			3.9.1.1 Notes on Synchronous X-Signals				



			3.9.1.2	Notes on Mixed Criticality Systems	98
		3.9.2	Activation	1	99
	3.10	Timing H	Hooks		100
		3.10.1	Description	on	100
		3.10.2	Activation	1	100
		3.10.3	Usage		100
	3.11	Kernel F	Panic		102
	3.12	Generat	e callout stu	ıbs	103
		3.12.1	Description	on	103
		3.12.2	Activation	1	103
		3.12.3	Usage		103
	3.13	Exception	on Context I	Manipulation	104
		3.13.1	Description	on	104
		3.13.2	Usage		104
	3.14	Categor	y 0 Interrup	ts	105
		3.14.1	Description	on	105
		3.14.2	Usage		105
			3.14.2.1	Implement Category 0 ISRs	105
			3.14.2.2	Nesting of Category 0 ISRs	105
			3.14.2.3	Category 0 ISRs before StartOS	106
			3.14.2.4	Locations where category 0 ISRs are locked	106
		3.14.3	Notes on	Category 0 ISRs	106
4	Integr	ation			109
	4.1	Compile	er Optimizati	on Assumptions	109
		4.1.1	Compile 7	Гіте	109
	4.2	Hardwa	re Software	Interfaces (HSI)	109
		4.2.1	TriCore A	urix Family	110
			4.2.1.1	Context	110
			4.2.1.2	Core Registers	110
			4.2.1.3	Interrupt Registers	110
			4.2.1.4	GPT Registers	110
			4.2.1.5	STM Registers	111
			4.2.1.6	Aurix Special Characteristics	111
			4.2.1.7	PSW handling	114
		4.2.2	RH850 Fa	amily	115
			4.2.2.1	Context	115
			4.2.2.2	Core Registers	115
			4.2.2.3	MPU Registers	116
			4.2.2.4	INTC Registers	116
			4.2.2.5	Inter Processor Interrupt Control Registers	116



		4.2.2.6	Timer TAU	J Registers	116
		4.2.2.7	Timer STM	1 Registers	118
		4.2.2.8	Timer OST	M Registers	119
		4.2.2.9	RH850 Sp	ecial Characteristics	119
		4.2.2.10	PSW Regis	ster Handling	121
		4.2.2.11	Instruction	s	121
		4.2.2.12	Exception	and Interrupt Cause Address	121
	4.2.3	Power PC	Family		122
		4.2.3.1	Context		122
		4.2.3.2	Core Regis	sters	122
		4.2.3.3	Interrupt R	egisters	122
		4.2.3.4	PIT Regist	ers	123
		4.2.3.5	STM Regis	sters	123
		4.2.3.6	MPU Regis	sters	123
		4.2.3.7	SEMA4 Re	egisters	123
		4.2.3.8	MC_ME R	egisters	123
		4.2.3.9	SSCM Reg	gisters	123
		4.2.3.10	Power PC	Special Characteristics	124
		4.2.3.11	Derivative	Special Characteristics	126
		4.2.3.12	MSR Hand	lling	126
	4.2.4	ARM Fam	ily		127
		4.2.4.1	Cortex-R d	lerivatives	127
			4.2.4.1.1	Generic Cortex-R	127
			4.2.4.1.2	Traveo Family	128
			4.2.4.1.3	Ultrascale Family	130
			4.2.4.1.4	TI AR 16xx	131
			4.2.4.1.5	Renesas R-Car H3 (Cortex-R7)	132
		4.2.4.2	Cortex-A d	erivatives	134
		4.2.4.3	Cortex-M o	derivatives	135
			4.2.4.3.1	Generic Cortex-M	135
			4.2.4.3.2	ATSAMv7x Family	136
			4.2.4.3.3	S32K14x Family	137
			4.2.4.3.4	TDA2x	138
		4.2.4.4	ARM Spec	ial Characteristics	139
4.3	Memory	Mapping Co	oncept		141
	4.3.1			ction Specifiers	
		4.3.1.1	Usage of N	MemMap Macros	144
		4.3.1.2	Resulting s	sections	144
		4.3.1.3	Access Rig	ghts to Variable Sections	150
		4.3.1.4	Access Rig	ghts to Shared Data Sections	152
	4.3.2	Link Section			



		4.3.2.1	Pre-Process Linker Command Files	152
		4.3.2.2	Simple Linker Defines	153
		4.3.2.3	Hierachical Linker Defines	153
		4.3.2.4	Selecting OS constants	153
		4.3.2.5	Selecting OS variables	154
		4.3.2.6	Selecting special OS Variables	155
		4.3.2.7	Selecting User Constant Sections	156
		4.3.2.8	Selecting User Variable Sections	157
	4.3.3	Section S	Symbols	159
4.4	Static C	Code Analysi	s	159
4.5	Configu	ration of X-	Signals	160
	4.5.1	TriCore A	urix Family	160
	4.5.2	RH850 F	amily	160
	4.5.3	Power Po	C Family	161
	4.5.4	ARM Fan	nily	161
	4.5.5	VTT OS.		161
4.6	OS ger	nerated object	cts	161
	4.6.1	System A	Application	161
	4.6.2	Idle Task		162
	4.6.3	Timer ISF	₹	162
	4.6.4	System T	imer Counter	162
	4.6.5	Timing P	rotection Counter	163
	4.6.6	Timing pr	otection ISR	163
	4.6.7	Resource	e Scheduler	163
	4.6.8	X-Signal	ISR	163
	4.6.9	IOC Spin	locks	163
4.7	VTT OS	S Specifics		164
	4.7.1	Configura	ation	164
	4.7.2	CANoe Ir	nterface	164
		4.7.2.1	Idle Task behavior with VTT OS	164
4.8	POSIX	OS Specific	s	165
	4.8.1	Configura	ation	165
	4.8.2	Posix Inte	erface	165
4.9	User in	clude files		166
API [Descriptio	n		167
5.1	Specifie	ed OS servic	ces	167
	5.1.1	StartCore	9	167
	5.1.2	StartNon	AutosarCore	168
	5.1.3	GetCorel	D	169
	5.1.4	GetNumb	perOfActivatedCores	170

5



5.1.5	GetActiveApplicationMode	171
5.1.6	StartOS	172
5.1.7	ShutdownOS	173
5.1.8	ShutdownAllCores	174
5.1.9	Controlldle	175
5.1.10	GetSpinlock	176
5.1.11	ReleaseSpinlock	177
5.1.12	TryToGetSpinlock	178
5.1.13	DisableAllInterrupts	179
5.1.14	EnableAllInterrupts	180
5.1.15	SuspendAllInterrupts	181
5.1.16	ResumeAllInterrupts	182
5.1.17	SuspendOSInterrupts	183
5.1.18	ResumeOSInterrupts	184
5.1.19	ActivateTask	185
5.1.20	TerminateTask	186
5.1.21	ChainTask	187
5.1.22	Schedule	188
5.1.23	GetTaskID	189
5.1.24	GetTaskState	190
5.1.25	GetISRID	191
5.1.26	SetEvent	192
5.1.27	ClearEvent	193
5.1.28	GetEvent	194
5.1.29	WaitEvent	195
5.1.30	IncrementCounter	196
5.1.31	GetCounterValue	197
5.1.32	GetElapsedValue	198
5.1.33	GetAlarmBase	199
5.1.34	GetAlarm	200
5.1.35	SetRelAlarm	201
5.1.36	SetAbsAlarm	202
5.1.37	CancelAlarm	203
5.1.38	GetResource	204
5.1.39	ReleaseResource	205
5.1.40	StartScheduleTableRel	206
5.1.41	StartScheduleTableAbs	207
5.1.42	StopScheduleTable	208
5.1.43	NextScheduleTable	
5.1.44	GetScheduleTableStatus	210
5.1.45	StartScheduleTableSynchron	211



5.1.46	SyncScheduleTable	212
5.1.47	SetScheduleTableAsync	213
5.1.48	GetApplicationID	214
5.1.49	GetCurrentApplicationID	215
5.1.50	GetApplicationState	216
5.1.51	CheckObjectAccess	217
5.1.52	CheckObjectOwnership	218
5.1.53	AllowAccess	219
5.1.54	TerminateApplication	220
5.1.55	CallTrustedFunction	221
5.1.56	Check Task Memory Access	222
5.1.57	Check ISR Memory Access	223
5.1.58	OSErrorGetServiceId	224
5.1.59	OSError_Os_DisableInterruptSource_ISRID	225
5.1.60	OSError_Os_EnableInterruptSource_ISRID	225
5.1.61	OSError_Os_EnableInterruptSource_ClearPending	226
5.1.62	OSError_Os_ClearPendingInterrupt_ISRID	226
5.1.63	OSError_Os_IsInterruptSourceEnabled_ISRID	227
5.1.64	OSError_Os_IsInterruptSourceEnabled_IsEnabled	227
5.1.65	OSError_Os_IsInterruptPending_ISRID	228
5.1.66	OSError_Os_IsInterruptPending_IsPending	228
5.1.67	OSError_CallTrustedFunction_FunctionIndex	229
5.1.68	OSError_CallTrustedFunction_FunctionParams	229
5.1.69	OSError_CallNonTrustedFunction_FunctionIndex	230
5.1.70	OSError_CallNonTrustedFunction_FunctionParams	230
5.1.71	OSError_StartScheduleTableRel_ScheduleTableID	231
5.1.72	OSError_StartScheduleTableRel_Offset	231
5.1.73	OSError_StartScheduleTableAbs_ScheduleTableID	232
5.1.74	OSError_StartScheduleTableAbs_Start	232
5.1.75	OSError_StopScheduleTable_ScheduleTableID	233
5.1.76	OSError_NextScheduleTable_ScheduleTableID_From	233
5.1.77	OSError_NextScheduleTable_ScheduleTableID_To	234
5.1.78	OSError_StartScheduleTableSynchron_ScheduleTableID	234
5.1.79	OSError_SyncScheduleTable_ScheduleTableID	235
5.1.80	OSError_SyncScheduleTable_Value	235
5.1.81	OSError_SetScheduleTableAsync_ScheduleTableID	236
5.1.82	OSError_GetScheduleTableStatus_ScheduleTableID	236
5.1.83	OSError_GetScheduleTableStatus_ScheduleStatus	237
5.1.84	OSError_IncrementCounter_CounterID	237
5.1.85	OSError_GetCounterValue_CounterID	238
5.1.86	OSError GetCounterValue Value	239



5.1.87	OSError_GetElapsedValue_CounterID	239
5.1.88	OSError_GetElapsedValue_Value	240
5.1.89	OSError_GetElapsedValue_ElapsedValue	240
5.1.90	OSError_TerminateApplication_Application	241
5.1.91	OSError_TerminateApplication_RestartOption	241
5.1.92	OSError_GetApplicationState_Application	242
5.1.93	OSError_GetApplicationState_Value	242
5.1.94	OSError_GetSpinlock_SpinlockId	243
5.1.95	OSError_ReleaseSpinlock_SpinlockId	243
5.1.96	OSError_TryToGetSpinlock_SpinlockId	244
5.1.97	OSError_TryToGetSpinlock_Success	244
5.1.98	OSError_Controlldle_CoreID	245
5.1.99	OSError_Os_GetExceptionContext_Context	245
5.1.100	OSError_Os_SetExceptionContext_Context	246
5.1.101	OSError_Controlldle_IdleMode	246
5.1.102	OSError_locSend_IN	247
5.1.103	OSError_locWrite_IN	247
5.1.104	OSError_locSendGroup_IN	248
5.1.105	OSError_locWriteGroup_IN	248
5.1.106	OSError_locReceive_OUT	249
5.1.107	OSError_locRead_OUT	249
5.1.108	OSError_locReceiveGroup_OUT	250
5.1.109	OSError_locReadGroup_OUT	250
5.1.110	OSError_StartOS_Mode	251
5.1.111	OSError_ActivateTask_TaskID	251
5.1.112	OSError_ChainTask_TaskID	252
5.1.113	OSError_GetTaskID_TaskID	252
5.1.114	OSError_GetTaskState_TaskID	253
5.1.115	OSError_GetTaskState_State	253
5.1.116	OSError_SetEvent_TaskID	254
5.1.117	OSError_SetEvent_Mask	254
5.1.118	OSError_ClearEvent_Mask	255
5.1.119	OSError_GetEvent_TaskID	255
5.1.120	OSError_GetEvent_Mask	256
5.1.121	OSError_WaitEvent_Mask	256
5.1.122	OSError_GetAlarmBase_AlarmID	257
5.1.123	OSError_GetAlarmBase_Info	257
5.1.124	OSError_GetAlarm_AlarmID	258
5.1.125	OSError_GetAlarm_Tick	258
5.1.126	OSError_SetRelAlarm_AlarmID	259
5.1.127	OSError SetRelAlarm increment	259



	5.1.128	OSError_	SetRelAlarm_	_cycle	260
	5.1.129	OSError_	SetAbsAlarm	_AlarmID	260
	5.1.130	OSError_	SetAbsAlarm	_start	261
	5.1.131	OSError_	SetAbsAlarm	_cycle	261
	5.1.132	OSError_	CancelAlarm	_AlarmID	262
	5.1.133	OSError_	GetResource	_ResID	262
	5.1.134	OSError_	ReleaseResc	ource_ResID	263
	5.1.135	OSError_	Os_GetUnha	ndledlrq_InterruptSource	263
	5.1.136	OSError_	Os_GetUnha	ndledExc_ExceptionSource	264
	5.1.137	OSError_	BarrierSynch	ronize_BarrierID	264
5.2	Additiona	al OS servic	es		265
	5.2.1	Os_GetVe	ersionInfo		265
	5.2.2	Periphera	I Access API		266
		5.2.2.1	Read Func	tions	266
		5.2.2.2	Write Func	tions	268
		5.2.2.3	Bitmask Fu	inctions	270
	5.2.3	Pre-Start	Task		272
	5.2.4	Non-Trust	ed Functions	(NTF)	273
	5.2.5	Fast Trust	ted Functions	3	274
	5.2.6	Interrupt S	Source API		275
		5.2.6.1	Disable Inte	errupt Source	275
		5.2.6.2	Enable Inte	errupt Source	276
		5.2.6.3	Clear Pend	ling Interrupt	277
		5.2.6.4	Check Inte	rrupt Source Enabled	278
		5.2.6.5	Check Inte	rrupt Pending	279
	5.2.7	Detailed E	Error API		280
		5.2.7.1	Get detaile	d Error	280
		5.2.7.2	Unhandled	Interrupt Requests	281
		5.2.7.3	Unhandled	Exception Requests	282
	5.2.8	Stack Usa	age API		283
	5.2.9	RTE Inter	rupt API		284
	5.2.10	Time Con	version Macr	os	285
		5.2.10.1	Convert fro	m Time into Counter Ticks	285
		5.2.10.2	Convert fro	m Counter Ticks into Time	285
	5.2.11	OS Initiali	zation		286
	5.2.12	Timing Ho	oks		287
		5.2.12.1	Timing Hoo	oks for Activation	287
			5.2.12.1.1	Task Activation	287
			5.2.12.1.2	Task Activation Exeeding Limit	288
			5.2.12.1.3	Set Event	288
			5.2.12.1.4	Wait Event Not Waiting	289



				5.2.12.1.5	Timing Hook for Context Switch	290
			5.2.12.2	Timing Hool	ks for Locking Purposes	291
				5.2.12.2.1	Get Resource	291
				5.2.12.2.2	Release Resource	291
				5.2.12.2.3	Request Spinlock	292
				5.2.12.2.4	Request Internal Spinlock	292
				5.2.12.2.5	Get Spinlock	293
				5.2.12.2.6	Get Internal Spinlock	293
				5.2.12.2.7	Release Spinlock	294
				5.2.12.2.8	Release Internal Spinlock	294
				5.2.12.2.9	Disable Interrupts	295
				5.2.12.2.10	Enable Interrupts	296
		5.2.13	PanicHoo	k		297
		5.2.14	Barriers			298
		5.2.15	Exception	Context Man	ipulation	299
			5.2.15.1	Os_GetExc	eptionContext	299
			5.2.15.2	Os_SetExce	eptionContext	300
	5.3	Calling (Context Ove	rview		301
6	Confi	guration				302
7	Gloss	arv				303
-	2.000	<i>y</i>				
8	Conta	ct				304



Illustrations

Figure 1-1	AUTOSAR Architecture Overview	24
Figure 2-1	Stack Safety Gap	47
Figure 2-2	Interrupt Lock Levels	48
Figure 2-3	API functions during startup	57
Figure 2-4	MICROSAR OS Detailed Error Code	66
Figure 2-5	N:1 Multiple Sender Queues	
Figure 3-1	Barriers	
Figure 3-2	X-Signal	96
Figure 3-3	Usage of manipulating exception context1	04
Figure 4-1	Padding bytes between MPU regions	111
Tables		
Table 1-1	MICROSAR OS Characteristics	25
Table 1-2	Supported TriCore Aurix Hardware	27
Table 1-3	Supported TriCore Aurix Compilers	
Table 1-4	Supported Power PC Hardware	30
Table 1-5	Supported Power PC compilers	30
Table 1-6	Supported ARM Hardware	30
Table 16,008 28 28 06	390.04.4.4.CB345545590000008887711 (0) 5599.3322 884122.0044 neeW/fmB3T11/F44 1111.0044 TTff11 (0) (0) 11 99.9944	4777.007 Tinn0 gg0 @



Table 5-4	GetNumberOfActivatedCores	170
Table 5-5	GetActiveApplicationMode	171
Table 5-6	StartOS	172
Table 5-7	ShutdownOS	
Table 5-8	ShutdownAllCores	
Table 5-9	Controlldle	
Table 5-10	GetSpinlock	
Table 5-11	ReleaseSpinlock	
Table 5-12	TryToGetSpinlock	
Table 5-13	DisableAllInterrupts	
Table 5-14	EnableAllInterrupts	
Table 5-15	SuspendAllInterrupts	
Table 5-16	ResumeAllInterrupts	
Table 5-17	SuspendOSInterrupts	
Table 5-18	ResumeOSInterrupts	
Table 5-19	ActivateTask	
Table 5-19	TerminateTask	
Table 5-20	ChainTask	
Table 5-21		
Table 5-22	Schedule	
Table 5-23	GetTaskID	
	GetTaskState	
Table 5-25	GetISRID	
Table 5-26	SetEvent	
Table 5-27	ClearEvent	
Table 5-28	GetEvent	
Table 5-29	WaitEvent	
Table 5-30	IncrementCounter	
Table 5-31	GetCounterValue	
Table 5-32	GetElapsedValue	
Table 5-33	GetAlarmBase	
Table 5-34	GetAlarm	
Table 5-35	SetRelAlarm	
Table 5-36	SetAbsAlarm	
Table 5-37	CancelAlarm	
Table 5-38	GetResource	
Table 5-39	ReleaseResource	205
Table 5-40	StartScheduleTableRel	206
Table 5-41	StartScheduleTableAbs	207
Table 5-42	StopScheduleTable	208
Table 5-43	NextScheduleTable	209
Table 5-44	GetScheduleTableStatus	210
Table 5-45	StartScheduleTableSynchron	211
Table 5-46	SyncScheduleTable	212
Table 5-47	SetScheduleTableAsync	213
Table 5-48	GetApplicationID	
Table 5-49	GetCurrentApplicationID	
Table 5-50	GetApplicationState	
Table 5-51	CheckObjectAccess	
Table 5-52	CheckObjectOwnership	
Table 5-53	AllowAccess	
Table 5-54	TerminateApplication	
Table 5-55	CallTrustedFunction	
Table 5-56	API Service CheckTaskMemoryAccess	
Table 5-57	API Service CheckISRMemoryAccess	



Table 5-58	OSErrorGetServiceId	224
Table 5-59	OSError_Os_DisableInterruptSource_ISRID	225
Table 5-60	OSError Os EnableInterruptSource ISRID	
Table 5-61	OSError Os EnableInterruptSource ClearPending	
Table 5-62	OSError_Os_ClearPendingInterrupt_ISRID	
Table 5-63	OSError_Os_IsInterruptSourceEnabled_ISRID	
Table 5-64	OSError_Os_IsInterruptSourceEnabled_IsEnabled	
Table 5-65	OSError_Os_IsInterruptPending_ISRID	
Table 5-66	OSError_Os_IsInterruptPending_IsPending	
Table 5-67	OSError_CallTrustedFunction_FunctionIndex	
Table 5-68	OSError CallTrustedFunction FunctionParams	
Table 5-69	OSError_CallNonTrustedFunction_FunctionIndex	
Table 5-70	OSError_CallNonTrustedFunction_FunctionParams	
Table 5-71	OSError_StartScheduleTableRel_ScheduleTableID	
Table 5-72	OSError StartScheduleTableRel Offset	
Table 5-73	OSError_StartScheduleTableAbs_ScheduleTableID	
Table 5-74	OSError_StartScheduleTableAbs_Start	
Table 5-75	OSError_StopScheduleTable_ScheduleTableID	
Table 5-76	OSError_NextScheduleTable_ScheduleTableID_From	
Table 5-77	OSError_NextScheduleTable_ScheduleTableID_To	
Table 5-77	OSError_StartScheduleTableSynchron_ScheduleTableID	
Table 5-78	OSError_SyncScheduleTable_ScheduleTableID	
Table 5-80	OSError_SyncScheduleTable_Value	
Table 5-81	OSError_SetScheduleTableAsync_ScheduleTableID	
Table 5-82	OSError_GetScheduleTableStatus_ScheduleTableID	
Table 5-83	OSError_GetScheduleTableStatus_ScheduleStatus	
Table 5-84	OSError_IncrementCounter_CounterID	
Table 5-85	OSError_GetCounterValue_CounterID	
Table 5-86	OSError_GetCounterValue_Value	
Table 5-87	OSError_GetElapsedValue_CounterID	
Table 5-88	OSError_GetElapsedValue_Value	
Table 5-89	OSError_GetElapsedValue_ElapsedValue	
Table 5-90	OSError_TerminateApplication_Application	
Table 5-91	OSError_TerminateApplication_RestartOption	
Table 5-92	OSError_GetApplicationState_Application	
Table 5-93	OSError_GetApplicationState_Value	
Table 5-94	OSError_GetSpinlock_SpinlockId	
Table 5-95	OSError_ReleaseSpinlock_SpinlockId	
Table 5-96	OSError_TryToGetSpinlock_SpinlockId	
Table 5-97	OSError_TryToGetSpinlock_Success	
Table 5-98	OSError_Controlldle_CoreID	245
Table 5-99	OSError_Os_GetExceptionContext_Context	
Table 5-100	OSError_Os_SetExceptionContext_Context	
Table 5-101	OSError_Controlldle_IdleMode	
Table 5-102	OSError_locSend_IN	
Table 5-103	OSError_locWrite_IN	
Table 5-104	OSError_locSendGroup_IN	
Table 5-105	OSError_locWriteGroup_IN	
Table 5-106	OSError_locReceive_OUT	
Table 5-107	OSError_locRead_OUT	
Table 5-108	OSError_locReceiveGroup_OUT	
Table 5-109	OSError_locReadGroup_OUT	
Table 5-110	OSError_StartOS_Mode	
Table 5-111	OSError ActivateTask TaskID	251



Table 5-112	OSError_ChainTask_TaskID	252
Table 5-113	OSError_GetTaskID_TaskID	252
Table 5-114	OSError_GetTaskState_TaskID	253
Table 5-115	OSError_GetTaskState_State	253
Table 5-116	OSError_SetEvent_TaskID	254
Table 5-117	OSError_SetEvent_Mask	254
Table 5-118	OSError ClearEvent Mask	255
Table 5-119	OSError GetEvent TaskID	255
Table 5-120	OSError_GetEvent_Mask	256
Table 5-121	OSError_WaitEvent_Mask	
Table 5-122	OSError_GetAlarmBase_AlarmID	
Table 5-123	OSError_GetAlarmBase_Info	
Table 5-124	OSError GetAlarm AlarmID	258
Table 5-125	OSError_GetAlarm_Tick	258
Table 5-126	OSError SetRelAlarm AlarmID	259
Table 5-127	OSError SetRelAlarm increment	259
Table 5-128	OSError_SetRelAlarm_cycle	260
Table 5-129	OSError_SetAbsAlarm_AlarmID	260
Table 5-130	OSError_SetAbsAlarm_start	261
Table 5-131	OSError_SetAbsAlarm_cycle	261
Table 5-132	OSError_CancelAlarm_AlarmID	262
Table 5-133	OSError_GetResource_ResID	262
Table 5-134	OSError_ReleaseResource_ResID	
Table 5-135	OSError_Os_GetUnhandledIrq_InterruptSource	263
Table 5-136	OSError_Os_GetUnhandledExc_ExceptionSource	264
Table 5-137	OSError_BarrierSynchronize_BarrierID	264
Table 5-138	Os_GetVersionInfo	265
Table 5-139	Read Peripheral API	266
Table 5-140	Write Peripheral APIs	268
Table 5-141	Bitmask Peripheral API	271
Table 5-142	API Service Os_EnterPreStartTask	272
Table 5-143	Call Non-Trusted Function API	
Table 5-144	API Service Os_DisableInterruptSource	275
Table 5-145	API Service Os_EnableInterruptSource	
Table 5-146	API Service Os_ClearPendingInterrupt	277
Table 5-147	API Service Os_IsInterruptSourceEnabled	
Table 5-148	API Service Os_IsInterruptPending	279
Table 5-149	API Service Os_GetDetailedError	
Table 5-150	API Service Os_GetUnhandledIrq	
Table 5-151	API Service Os_GetUnhandledExc	282
Table 5-152	Overview: Stack Usage Functions	
Table 5-153	Conversion Macros from Time to Counter Ticks	
Table 5-154	Conversion Macros from Counter Ticks to Time	285
Table 5-155	API Service Os_Init	
Table 5-156	API Service Os_InitMemory	
Table 5-157	Barriers	
Table 5-158	Os_GetExceptionContext	
Table 5-159	Os_SetExceptionContext	
Table 5-160	Calling Context Overview	301



1 Introduction

This document describes the usage and functions of "MICROSAR OS", an operating system which implements the AUTOSAR BSW module "OS" as specified in [1].

This documentation assumes that the reader is familiar with both the OSEK OS¹ specification and the AUTOSAR OS specification.

1.1 Architecture Overview

The following figure shows the location of the OS module within the AUTOSAR architecture.




Figure 1-1 AUTOSAR Architecture Overview

¹ OSEK is a registered trademark of Continental Automotive GmbH (until 2007: Siemens AG)

_



1.2 Abstract

The MICROSAR OS operating system is a real time operating system, which was specified for the usage in electronic control.

As a requirement, there is no dynamic creation of new tasks at runtime; all tasks have to be defined before compilation (pre-compile configuration variant).

The OS has no dynamic memory management and there is no shell for the control of tasks by hand.

Typically the source and configuration files of the operating system and the application source files are compiled and linked together to one executable file, which is loaded into an emulator or is burned into an EPROM or Flash EEPROM.

1.3 Characteristics

MICROSAR OS has the following characteristics:

Supported Scalability Classes	SC1, SC2, SC3, SC4 (as described in [1])
Single Core ECUs	Supported
Multi Core ECUs	Supported
IOC	Supported

Table 1-1 MICROSAR OS Characteristics

MICROSAR OS supports various different processor families of different vendors in conjunction with multiple compilers.

The availability for a particular processor in conjunction with a specific compiler can be queried from Vector Informatik.



1.4 Hardware Overview

The following table summarizes information about MICROSAR OS. It gives detailed information about the derivatives and compilers. As very important information the documentations of the hardware manufacturers are listed. MICROSAR OS is based upon these documents in the given version.

Table Rows

- > Compiler: List of Compilers MICROSAR OS is working with.
- Derivative: This can be a single information or a list of derivatives, MICROSAR OS can be used on.
- Hardware Manufacturer Document Name: List of hardware documentation MICROSAR OS is based on.
- **Document Version**: To be able to reference to this hardware documentation its version is very important.



1.4.1 **TriCore Aurix**

Derivative	Hardware Manufacturer Document Name	Document Version
TC21x	User Manual: tc23x_tc22x_tc21x_um_v1.1.pdf	V1.1
TC22x TC23x	Errata Sheet: TC22x_TC21x_AB_Errata_Sheet_v1_2_03804A.pdf	V1.2
TC24x	Target Specification: tc24x_ts_v2.0_OPEN_MARKET.pdf	V2.0
TC26x	User Manual: tc26xB_um_v1.3usermanual_rev1v3.pdf	V1.3
	Errata Sheet: TC26x_BB_Errata_Sheet_rev1v2_03989A_2016-04-18.pdf	V1.2
TC27x	User Manual: tc27xD_um_v2.2_UserManual_rev2v2_2014-12.pdf	V2.2
	Errata Sheet: TC27x_BC_Errata_Sheet_rev1v5_2015_09_16.pdf	V1.5
TC29x	User Manual: tc29xB_um_v1.3TC29x_B-Step_User_Manual_rev_1v3_2014_12.pdf	V1.3
	Errata Sheet: TC29x_BA_Errata_Sheet_v1_0.pdf	V1.0
TC38x	User Manual: TC3XX_tsTargetSpec_rev1v3v0.pdf V1.3.0, 2016-02	V1.3
	Appendix: TC38X_ts_appx_V2.3.0.pdf V2.3.0 2017-09	V2.3
TC39x	User Manual: TC3XX_tsTargetSpec_rev1v3v0.pdf V1.3.0, 2016-02	V1.3
	Errata Sheet: TC39x AA_Errata_Sheet_rev1v0_2016-06-08.pdf Rel. 1.0, 2016-06-08	V1.0

Table 1-2 Supported TriCore Aurix Hardware

Tasking	v4.2r2 (TC2xx only) v6.0r1p2 (TC3xx only)
HighTec (GNU)	V4.6.3.0

Table 1-3 Supported TriCore Aurix Compilers



1.4.2 Power PC

Derivative	Hardware Manufacturer Document Name	Document Version
MPC560xB	Freescale Semiconductor MPC5607B Microcontroller Reference Manual	Rev. 7.2, 05/2012
	Freescale Semiconductor e200z0 Power Architecture Core Reference Manual	Rev. 0, 04/2008
MPC560xC	Freescale Semiconductor MPC5604B/C Microcontroller Reference Manual	Rev. 8.2, 09/2013
	Freescale Semiconductor e200z0 Power Architecture Core Reference Manual	Rev. 0, 04/2008
MPC564xB	Freescale Semiconductor MPC5646C Microcontroller Reference Manual	Rev. 5, 11/2013
	Freescale Semiconductor e200z4 Power Architecture Core Reference Manual	Rev. 0, 10/2009
MPC564xC	Freescale Semiconductor MPC5646C Microcontroller Reference Manual	Rev. 5, 11/2013
	Freescale Semiconductor e200z0 Power Architecture Core Reference Manual	Rev. 0, 04/2008
	Freescale Semiconductor e200z4 Power Architecture Core Reference Manual	Rev. 0, 10/2009
MPC564xL	Freescale Semiconductor MPC5643L Microcontroller Reference Manual	Rev. 10, 06/2013
	Freescale Semiconductor e200z4 Power Architecture Core Reference Manual	Rev. 0, 10/2009
	Freescale Semiconductor Safety Manual for Qorivva MPC5643L	Rev. 2, 04/2013
MPC567xF	Freescale Semiconductor MPC5674F Microcontroller Reference Manual	Rev. 7, 02/2015
	Freescale Semiconductor e200z760n3 Power Architecture Core Reference Manual	Rev. 2, 06/2012
MPC567xK	Freescale Semiconductor Qorivva MPC5675K Microcontroller Reference Manual	Rev. 10, 11/2013
	Freescale Semiconductor e200z760n3 Power Architecture Core Reference Manual	Rev. 2, 06/2012
	Freescale Semiconductor Safety Manual for Qorivva MPC567xK	Rev. 1, 12/2012
MPC567xR	Freescale Semiconductors MPC5676R Microcontroller Reference Manual	Rev. 5, 09/2012
	Freescale Semiconductor e200z759n3 Power Architecture Core Reference Manual	Rev. 2, 01/2015
MPC574xBD	Freescale Semiconductor MPC5746C	Rev. 2.1, 06/2015



	Reference Manual	
MPC574xC1	Freescale Semiconductor MPC5746C Reference Manual	Rev. 2.1, 06/2015
MPC574xC2	NXP MPC5748G Reference Manual	Rev. 4, 07/2015
MPC574xG	NXP MPC5748G Reference Manual	Rev. 4, 07/2015
	NXP Safety Manual for MPC5748G	Rev. 2, 01/2016
MPC574xK	ST SPC574Kxx Reference Manual	Rev. 5, 08/2015
MPC574xM	Freescale Semiconductor MPC5746M Reference Manual	Rev. 5.1, 04/2014
MPC574xP	Freescale Semiconductor MPC5744P Reference Manual	Rev. 5.1, 02/2015
	NXP Safety Manual for MPC5744P	Rev. 3, 06/2014
MPC574xR	NXP MPC5746R Reference Manual	Rev. 6, 03/2016
MPC577xC	Freescale Semiconductors MPC5777C Microcontroller Reference Manual	Rev. 8, 11/2016
	Freescale Semiconductor e200z759n3 Power Architecture Core Reference Manual	Rev. 2, 01/2015
	Freescale Semiconductor Safety Manual for MPC5777C	Rev. 2.1, 02/2017
MPC577xK	Freescale Semiconductor MPC5775K Reference Manual	Rev. 4, 12/2015
MPC577xM	NXP MPC5777M Reference Manual	Rev. 4, 04/2015
MPC577xN	Freescale Semiconductor MPC5774N Reference Manual	Rev. 2, 02/2014
PC580000	Freescale Semiconductor QUASAR0 Reference Manual	Rev. 3, 03/2015
PC580002	Freescale Semiconductor QUASAR2 Cut2 Reference Manual	Rev. 5, 07/2014
PC580002e	NXP QUASAR2e Reference Manual	Rev. 2, 06/2017
PC580003	NXP QUASAR3 Reference Manual	Rev. 5.2, 01/2017
SPC58ECxx	ST SPC584Cx/SPC58ECx Reference Manual	Rev. 2, 10/2016
SPC58EGxx	ST SPC58NE84x/SPC58xG84x Reference Manual	Rev. 2, 02/2016
SPC58NGxx	ST SPC58NE84x/SPC58xG84x Reference Manual	Rev. 2, 02/2016
SPC582Bxx	ST SPC582Bx Reference Manual	Rev. 2, 09/2016
SPC584Bxx	ST SPC584Cx/SPC58ECx Reference Manual	Rev. 1, 10/2015



SPC584Cxx	ST SPC584Cx/SPC58ECx Reference Manual	Rev. 2, 10/2016
SPC584Gxx	ST SPC58NE84x/SPC58xG84x Reference Manual	Rev. 2, 02/2016
SPC574Sxx	ST SPC574Sx Reference Manual	Rev. 3, 05/2016

Table 1-4 Supported Power PC Hardware

Windriver DiabData	5.9.4.x
Green Hills (GHS)	2014.1.6
HighTec (GNU)	4.6.6.1

Table 1-5 Supported Power PC compilers

1.4.3 ARM

Derivative	Hardware Manufacturer Document Name	Document Version
S6J32xx	Cypress S6J3200 Series Hardware Manual	Rev. 4.0, 09/2015
ZUxxx	XILINX Zynq UltraScale+ MPSoc Technical Reference Manual	v1.2, 06/2016
iMX6xx	i.MX 6Dual/6Quad Applications Processor Reference Manual	Rev. 3, 07/2015
ATSAMV7x	SAM v70 Datasheet	Rev.11297D, 06/2016
S32K14x	NXP/Freescale - S32K14x Series Reference Manual - Supports S32K142, S32K144, S32K146, and S32K148	Rev. 3, 03/2017
Generic Cortex-M	ARMv7-M Architecture Reference Manual	v.E.b 12/2015
AR16xx	16xx Technical Reference Manual	SWRU431, November 2016
TDA2x	TDA2x Technical Reference Manual	SPRUI29D, November 2015

Table 1-6 Supported ARM Hardware

Green Hills (GHS)	2013.5.4
IAR	V7.50.1
TI	v15.12.3.LTS
ARM CC	5.06u1
GCC Linaro Distribution	gcc-linaro-7.1.1-2017.08-i686-mingw32_arm-eabi

Table 1-7 Supported ARM compilers





1.4.4 RH850

Derivative Family	Hardware Manufacturer Document Name	Document Version
RH850 C1M	RH850/C1x User's Manual: Hardware	Rev.1.00 Mar 2015
RH850 C1H	RH850/C1x User's Manual: Hardware	Rev.1.00 Mar 2015
RH850 D1x	RH850/D1L/D1M Group User's Manual: Hardware	Rev.2.01 Aug 2016
RH850 E1x FCC2	RH850/E1x-FCC2 User's Manual: Hardware	Rev.1.00 Jun 2016
RH850 E1x FCC1	RH850/E1x-FCC1 User's Manual: Hardware	Rev.0.50 Jul 2014
RH850 E1L	RH850/E1L User's Manual: Hardware	Rev.1.10 Apr 2016
RH850 E1M	RH850/E1M-S User's Manual: Hardware	Rev.1.10 Apr 2016
RH850 F1H	RH850/F1H Group User's Manual: Hardware	Rev.1.12 May 2016
RH850 F1L	RH850/F1L Group User's Manual: Hardware	Rev.1.33 Apr 2016
RH850 F1K	RH850/F1K Group User's Manual: Hardware	Rev.1.00 Jun 2016
RH850 F1KM	RH850/F1KM Group User's Manual: Hardware	Rev.0.50 Jan 2017
RH850 F1M	RH850/F1M Group User's Manual: Hardware	Rev.1.03 May 2016
RH850 P1HC	RH850/P1x-C Group User's Manual: Hardware	Rev.1.10 Jul 2016
RH850 P1MC	RH850/P1x-C Group User's Manual: Hardware	Rev.1.10 Jul 2016
RH850 P1M	RH850/P1x Group User's Manual: Hardware	Rev.1.00 Jul, 2015
RH850 R1L	RH850/R1x Group User's Manual: Hardware	Rev.1.31 Jun 2016
G3K Core	RH850G3K User's Manual: Software	Rev.1.20 Apr 2016
G3KH Core	RH850G3KH User's Manual: Software	Rev.1.10 Jul 2016
G3M Core	RH850G3M User's Manual: Software	Rev.1.30 Jun 2016
G3MH Core	RH850G3MH User's Manual: Software	Rev.1.00 Mar 2015

Table 1-8 Supported RH850 Hardware

Green Hills (GHS)	V6.1.4 2013.5.4 V6.1.4 2013.5.5
	V6.1.6 2014.1.7
	V6.1.6 2015.1.5
	V6.1.6 2015.1.7

Table 1-9 Supported RH850 Compilers



1.4.5 VTT OS

VTT OS stands for "vVIRTUALtarget Operating System". It runs within Vectors CANoe development tool.

Vectors CANoe is capable of simulating an entire ECU network. Within such a simulated network the OS of each ECU can be simulated.

This is useful in early ECU development phases when no real hardware is available yet. Application development can be started at once.

The VTT OS behaves as regular AUTOSAR OS. All OS objects (e.g. tasks or ISRs) are simulated.

The VTT system is described in [6].

1.4.5.1 Characteristics of VTT OS

Supported Scalability Classes	SC1, SC2
Single Core ECUs	Supported
Multi Core ECUs	Up to 32 cores are supported
IOC	Supported
Number of Simulated Interrupt Sources	Up to 10000
Simulated Interrupt Levels	VTT OS allows interrupt levels from 1 200 Whereas 1 is the lowest priority and 200 is the highest.
Memory Protection	Not supported ²
Stack Protection	Not supported
Stack Usage Measurement	Not supported
Stack Sharing	Not supported

Table 1-10 VTT OS characteristics

1.4.6 POSIX OS

POSIX OS is an AUTOSAR Operating System running as a process in the user space of a POSIX³ host.

There are no dependencies with the underlying hardware or with specific POSIX conforming host OS (QNX, Linux...).

In the Adaptive AUTOSAR scenario, it is necessary to exploit new resources (i.e. pthreads) offered by such environment and to deal with the new abstraction layers.

² The memory protection can be configured. However the actual protection mechanism is not executed.

³ Portable Operating System Interface



1.4.6.1 **Characteristic of POSIX OS**

Supported Scalability Classes	SC1
Single Core ECUs	Supported
Multi Core ECUs	Not supported
IOC	Supported
Number of Simulated Interrupt Sources	Up to 10000
Simulated Interrupt Levels	POSIX OS allows interrupt levels from 1 100 Whereas 1 is the lowest priority and 100 is the highest.
Memory Protection	Not supported ⁴
Stack Protection	Not supported
Stack Usage Measurement	Not supported
Stack Sharing	Not supported

Table 1-11 POSIX OS characteristic

⁴ The memory protection can be configured. However the actual protection mechanism is not executed.



2 Functional Description

2.1 General

The MICROSAR OS basically implements the OS according to the AUTOSAR OS standard referred in [1].

It is possible that MICROSAR OS deviates from specified AUTOSAR OS behavior. All deviations from the standard are listed in the chapters hereafter.

On the other hand MICROSAR OS extends the AUTOSAR OS standard with numerous functions. These extensions in function are described in detail in chapter 2.21.1.

2.2 MICROSAR OS Deviations from AUTOSAR OS Specification

2.2.1 Generic Deviation for API Functions

Specified Behavior	There are some API functions which are only available within specific scalability classes (e.g. TerminateApplication() in SC3 and SC4 only).
Deviation Description	Within the MICROSAR OS all API functions are always available.
Deviation Reason	The static OS code gets more simplified for better maintainability (less pre-processor statements are necessary). Modern toolchains will remove unused function automatically.

2.2.2 Trusted Function API Deviations

Specified Behavior	The Operating System shall not schedule any other Tasks which belong to the same OS-Application as the non-trusted caller of the service. Also interrupts of Category 2 which belong to the same OS-Application shall be disabled during the execution of the service.
Deviation Description	In MICROSAR OS the re-scheduling of tasks in this particular case is not suppressed. The selective disabling of category 2 ISRs is also not done.
Deviation Reason	For a better runtime performance during trusted function calls the specified behavior is not implemented in MICROSAR OS.
	Data consistency problems can be solved in a more efficient way by using the OS interrupt API and/or OS resource API.



Specified Behavior	All specified OS APIs should be called with interrupts enabled. In case CallTrustedFunction() API is called with disabled interrupts it returns the status code E_OS_DISABLEDINT.
Deviation Description	In MICROSAR OS this limitation does not exist. It is allowed to call CallTrustedFunction() API with disabled interrupts. There is no error check. The return value E_OS_DISABLEDINT is not possible.
Deviation Reason	It offers the possibility to call CallTrustedFunction() API where interrupts may be disabled. This is more convenient and reasonable.

2.2.3 Service Protection Deviation

Specified Behavior	If an invalid address (address is not writable by this OS-Application) is passed as an out-parameter to an Operating System service, the Operating System module shall return the status code E_OS_ILLEGAL_ADDRESS.
Deviation Description	The validity of out-parameters is checked automatically by the MPU. Write accesses to such parameters are always done with the accessing rights of the caller of the OS service. If the address is invalid a MPU exception is raised. The return value E_OS_ILLEGAL_ADDRESS is not possible.
Deviation Reason	Hardware checks by the MPU are much more performant than software memory checks.

2.2.4 Code Protection

Specified Behavior	The Operating System module may provide an OS-Application the ability to protect its code sections against executing by non-trusted OS-Applications.
Deviation Description	The MICROSAR OS does not support code section protection.
Deviation Reason	Design decision.

2.2.5 SyncScheduleTable API Deviation

Specified Behavior	All specified OS APIs should be called with interrupts enabled. In case SyncScheduleTable() is called with disabled interrupts it returns the status code E_OS_DISABLEDINT.
Deviation Description	In MICROSAR OS this limitation does not exist. It is allowed to call SyncScheduleTable() with disabled interrupts. There is no error check. The return value E_OS_DISABLEDINT is not possible.
Deviation Reason	It offers the possibility to call SyncScheduleTable() where interrupts may be disabled. This is more convenient and reasonable.



2.2.6 CheckTask/ISRMemoryAccess API Deviation

Specified Behavior	All specified OS APIs should be called with interrupts enabled. In case one of these APIs is called with disabled interrupts it issues the error E_OS_DISABLEDINT.
Deviation Description	In MICROSAR OS this limitation does not exist. It is allowed to call these API functions with disabled interrupts. There is no error check. The return value E_OS_DISABLEDINT is not possible.
Deviation Reason	It offers the possibility to call these functions e.g. from hardware drivers where interrupts may be disabled. This is more convenient and reasonable.

Specified Behavior	The API functions CheckTask/ISRMemoryAccess() are only allowed within specific OS call contexts (Task/Cat2 ISR/ErrorHook/ProtectionHook) In case one of these APIs is called within the wrong OS call context it issues the error E_OS_CALLEVEL.
Deviation Description	In MICROSAR OS In MICROSAR OS this limitation does not exist. It is allowed to call these API functions from all OS contexts. The return value E_OS_CALLEVEL is not possible.
Deviation Reason	Practically it is more reasonable to allow these APIs in all OS runtime contexts.

2.2.7 Interrupt API Deviation

Specified Behavior	The API functions SuspendOSInterrupts() and ResumeOSInterrupts() are allowed within a category 1 ISR
Deviation Description	In MICROSAR OS it is not allowed to use SuspendOSInterrupts() and ResumeOSInterrupts() within a category 1 ISR.
Deviation Reason	The function SuspendOSInterrupts() lowers the current interrupt level when used in a category 1 ISR. This may lead to data inconsistencies if another category 1 ISR occurs. Therefore those functions are not allowed.

2.2.8 Cross Core Getter APIs

Specified Behavior	All getter APIs (e.g. GetTaskID()) may be called cross core within hooks and non nestable category 2 ISRs.
Deviation Description	MICROSAR OS does not allow usage of those functions within OS Hooks and non-nestable category 2 ISRs.
Deviation Reason	Deadlock avoidance due to disabled interrupts in case that there are two simultaneous concurrent usages of those APIs from multiple cores.

locSend/locWrite APIs have an IN parameter. The parameter will be passed by value for primitive data elements and by reference for all other types. The data type is configured in "OslocDataTypeRef".

The configurator does not evalu "OslocDataTypeRef". Instead it "OslocDataType". P sl perpa



2.2.11 Handling of OS internal errors

Specified Behavior	In cases where the OS detects a fatal internal error all cores shall be shut down.
Deviation Description	In case that the OS detects an internal error the kernel panic mode is entered.
Deviation Reason	In case of OS internal errors normal operations (e.g. calling the protection hook) are possible no more, as the OS is in an inconsistent state.

2.2.12 Forcible Termination of Applications

Specified Behavior	AUTOSAR does not specify the handling of "next" schedule tables in case of forcible termination of applications.
Deviation Description	Use case: An application has a running schedule table which itself has a nexted schedule table of a foreign application. The foreign application is forcibly terminated. The OS removes the "next" request from the running schedule table.
Deviation Reason	Clarification of behavior. Impact on other applications should be minimal, therefore the current schedule table is not stopped. This is different to the behavior of StopScheduleTable().

Specified Behavior	AUTOSAR does not specify the handling of "next" schedule tables in case of forcible termination of applications.
Deviation Description	Use case: An application has a running schedule table which itself has a nexted schedule table of a foreign application. The first application is forcibly terminated.
	The OS stops the current schedule table of the terminated application. and removes the "next" request. As a result it does not switch to the "next" schedule table of the foreign application.
Deviation Reason	Clarification of behavior. Impact on other applications should be minimal. The described behavior is identical to the behavior of StopScheduleTable().



2.2.13 OS Configuration

Specified Behavior	The generator shall print out information about timers used internally by the OS during generation (e.g. on console, list file).
Deviation Description	In case of MICROSAR OS there is no such output. Instead the timer is visible to the user as any other timer during configuration.
Deviation Reason	In order to increase the transparency, OS internal objects are visible to the user during configuration time.

Specified Behavior	If ShutdownOS() is called and ShutdownHook() returns then the Operating System module shall disable all interrupts and enter an endless loop.
Deviation Description	If ShutdownOS() is called and ShutdownHook() returns then the Operating System module enters the kernel panic mode.
Deviation Reason	In case of unusual situations the MICROSAR OS enters the kernel panic mode. To keep the behaviour of the OS consistent, the kernel panic mode is also applied in case that the ShutdownHook() returns.



2.3 Stack Concept

MICROSAR OS implements a specific stack concept.

It defines different stacks which may be used by stack consumers (runtime contexts). Whereas not all stacks may be used by all consumers.

The following table gives an overview.

Stack Type	Multiplicity	Possible Stack Consumers
Kernel stack	1 per core	OS memory exception handlingOs_PanicHook()Category 0 ISRs
Protection stack	01 per core	> ProtectionHook()> OS API calls> Os_PanicHook()> Category 0 ISRs
Error stack	01 per core	 ErrorHooks (global and OS-application specific) OS API calls Category 0/1 ISRs Os_PanicHook()
Shutdown stack	01 per core	 ShutdownHooks (global and OS-application specific) OS API calls Os_PanicHook() Category 0 ISRs
Startup stack	01 per core	 StartupHooks (global and OS-application specific) OS API calls Category 0/1 ISRs Os_PanicHook()
NTF stacks	0n	 Non-trusted functions OS API calls OS ISR wrapper Trusted functions Alarm callback functions Pre / PostTaskHook() Category 0/1 ISRs Os_PanicHook()
No nesting interrupt stack	01 per core	 No nesting category 2 ISRs OS API calls Trusted functions Alarm callback functions Category 0/1 ISRs



		> Os_PanicHook()
Interrupt level stacks	0n	 Nesting category 2 ISRs OS API calls OS ISR wrapper Trusted functions Alarm callback functions Category 0/1 ISRs Os_PanicHook()
Task stacks	1n	 Tasks OS API calls OS ISR wrapper Trusted functions Alarm callback functions Pre / PostTaskHook() Category 0/1 ISRs Os_PanicHook()
IOC receiver pull callback stack	01 per core	IOC receiver pull callback functionsCategory 0 ISRs

Table 2-1 MICROSAR OS Stack Types



Note

The stack sizes of all stacks must be configured within the ECU configuration

2.3.1 Task Stack Sharing

2.3.1.1 Description

In order to save RAM it is possible that different basic tasks share the same task stack. Tasks which fulfill the following requirements share a stack:

- Basic tasks which have the same configured priority.
- Basic tasks which are non-preemptive and are configured to share stacks. Within such basic tasks the call of the OS service Schedule() is not allowed.
- Basic tasks which share an internal resource and are configured to share stacks. Within such basic tasks the call of the OS service Schedule() is not allowed.

2.3.1.2 Activation

The attribute "OsTaskStackSharing" of a basic task has to be set to TRUE. The OS decides then in dependancy of the preemption settings and assigned internal resources whether the stack of basic tasks may be shared or not.



The size of the shared task stack is the maximum of all stack sizes of tasks which share the stack.



Note

The OS activates stack sharing automatically for basic tasks with the same configured priority regardless of the value of OsTaskStackSharing.



Note

By setting "OsTaskStackSharing" to TRUE the OS API service Schedule() may not be called within the corresponding basic task.

The OS throws an error if Schedule() is called within a task with activated stack sharing.



Note

Stack sharing of tasks can only be achieved between tasks which are assigned to the same core!

2.3.1.3 Usage

Tasks which are cooperative to each other are sharing the same stack. No additional actions are necessary.

2.3.2 ISR Stack Sharing

2.3.2.1 Description

In order to save RAM it is possible that different category 2 ISRs share the same ISR stack.

- > All category 2 ISRs which are not nestable can share one stack.
- > All Category 2 ISRs which have the same priority can share one stack.

2.3.2.2 Activation

The attribute "OslsrEnableNesting" must be set to FALSE for a category 2 ISR.

The size of the shared ISR stack is the maximum of all configured ISR stack sizes of non-nestable category 2 ISRs.





Note

Stack sharing of ISRs can only be achieved between ISRs which are assigned to the same core!

2.3.2.3 Usage

The feature is used automatically by the OS. All category 2 ISRs on the same core which are not nestable are sharing the same stack.

2.3.3 Stack Check Strategy

All OS stacks must be protected from overflowing.

MICROSAR OS offers different strategies to detect stack overflows or even to prevent stacks from overflowing.

In dependency of the configured scalability class there are the following strategies:

Scalability Class	Stack check strategy
SC1 / SC2	Software stack check (see 2.3.4)
SC3 / SC4	Stack supervision by memory protection unit (MPU) (see 2.3.5)

2.3.4 Software Stack Check

2.3.4.1 Description

The OS initializes the very last element of each stack to a specific stack check pattern. Whenever a stack switch is performed (e.g. a task switch) the OS checks whether this last element of the valid stack still holds the stack check pattern.

If the OS detects that the stack check pattern has been altered it assumes that the last valid stack did overflow.

	Stack Check Pattern
32 Bit Microcontrollers	ОхАААААА

Table 2-2 Stack Check Patterns



Note

The software stack check is able to detect stack overflows. It is not capable to avoid them!





Caution

The software stack check is not able to detect all stack overflows. There may be scenarios where the memory of the adjacent stack is already overwritten, but the last element of the current stack still holds the stack check pattern.

In such cases the software stack check is not able to detect the overflow.



Caution

The software stack check is not able to detect the amount memory which has been destroyed.

2.3.4.2 Activation

Within a SC1 or SC2 configuration the attribute "OsStackMonitoring" has to be set to TRUE to activate the software stack check feature.



Expert Knowledge

On platforms which disable the MPU in supervisor mode, the software stack check may be activated also for SC3 and SC4 configurations.

On other platforms the software stack check should be switched off in a SC3 or SC4 configuration.

2.3.4.3 Usage

Once the feature is activated the OS checks the stacks automatically upon each stack switch.

If the OS detects a stack overflow it goes into shutdown. If a ShutdownHook is configured it is invoked to inform the application about OS shutdown.



Note

Debugging hint: The stack check pattern is restored by the OS before the ShutdownHook() is called.



2.3.5 Stack Supervision by MPU

2.3.5.1 Description

During the whole runtime of the OS the current active stack is supervised by the MPU of the microcontroller. Therefore the OS reserves one MPU region which is reprogrammed by the OS with each stack switch.

Stack overflows cannot happen since the MPU avoids write accesses beyond the stack boundaries.

Whenever a memory violation is recognized (e.g. due to a stack violation) an exception is raised. Within the exception handling the OS calls the ProtectionHook().

The application decides in the ProtectionHook() how to deal with the memory protection violation. If the application invokes the shutdown of the OS, the ShutdownHook() is called as well (if configured).



Note

The stack supervision recognizes write accesses beyond stack boundaries and suppresses them.

2.3.5.2 Activation

The system must be configured as a SC3 or SC4 system.

2.3.5.3 Usage

In a SC3 / SC4 system the OS automatically initializes one MPU region for stack supervision.

To safely detect stack violations special care must be taken with configuring additional MPU regions and also with linking of sections:

- > When configuring additional MPU regions included memory region must never overlap with any OS stack sections.
- By using an OS generated linker command file (see 4.3.2) it is assured that the OS stacks are linked consecutively into the RAM.
- A stack safety gap is needed which is linked adjacent to the stacks (in dependency of the stack growth direction; see Figure 2-1). No software parts must have write access to the stack safety gap.
- > The size of the stack safety gap must be at least the granularity of the MPU.
- > The linkage of the safety gap is mandatory. Otherwise a stack violation of the stack with the lowest address cannot be detected.






Figure 2-1 Stack Safety Gap



Caution

Don't configure MPU regions which grant access to any OS stacks



Caution

Add a stack safety gap to the linkage scheme. The stack safety gap is a restricted memory region. No software parts must have write access to this region.

2.3.6 Stack Usage Measurement

2.3.6.1 Description

During runtime of the OS the maximum stack usage can be obtained by the application. The OS initializes all OS stacks with the stack check pattern (see Table 2-2).

There are API functions which are capable to return the maximum stack usage (since call of StartOS()) for each stack (see 5.2.8).

2.3.6.2 Activation

Set "OsStackUsageMeasurement" to TRUE

2.3.6.3 Usage

The stack usage APIs can be used anywhere in application.



Note

To save OS startup time, the feature can be deactivated in a productive environment.



2.4 Interrupt Concept

2.4.1 Interrupt Handling API

The AUTOSAR OS standard specifies several APIs to disable / enable Interrupts.

DisableAllInterrupts()	
EnableAllInterrupts()	The functions disable all category 1 and
SuspendAllInterrupts()	category 2 interrupts.
ResumeAllInterrupts()	
SuspendOSInterrupts()	The functions disable category 2
ResumeOSInterrupts()	interrupts only.

2.4.2 Interrupt Levels

The OS defines several interrupt levels.




Figure 2-2 Interrupt Lock Levels

- > Category 2 ISRs must have a lower priority than category 1 ISRs
- Category 1 ISRs must have a lower priority than the timing protection ISR (within an SC2 / SC4 system)
- The timing protection ISR must have a lower priority than category 0 ISRs (category 0 ISRs are described in detail in chapter 3.14)
- > The TP Lock Level cannot be set by the user. Interrupts are disabled up to this level OS internally whenever timing protection is handled.
- > Category 0 ISRs are disabled OS internally for very short times only e.g. when performing a stack switch (the locations where category 0 ISRs are locked can be found in chapter 3.14.2.4).



2.4.3 Interrupt Vector Table

The interrupt vector table is generated by MICROSAR OS with respect to the configuration, microcontroller family and used compiler.

In a multi core system multiple vector tables may be generated.

MICROSAR OS generates an interrupt vector for each possible interrupt source.

2.4.4 Nesting of Category 2 Interrupts

2.4.4.1 Description

To keep interrupt latency as low as possible it is possible that

- > A higher priority category 2 ISR interrupts a lower priority category 2 ISR.
- A category 1 ISRs interrupts a category 2 ISR (category 1 ISR has always a higher priority)

2.4.4.2 Activation

When setting "OslsrEnableNesting" to TRUE the category 2 ISR itself is interruptible by higher priority ISRs.

2.4.5 Category 1 Interrupts

2.4.5.1 Implementation of Category 1 ISRs

MICROSAR OS offers a macro for implementing a category 1 ISR. This is a similar mechanism like the macro for a category 2 ISR defined by the AUTOSAR standard.

MICROSAR OS abstracts the needed compiler keywords.



2.4.5.2 Nesting of Category 1 ISRs

Since category 1 ISRs are directly called from interrupt vector table without any OS proand epilogue, automatic nesting of category 1 ISRs cannot be supported.

The configuration attribute "OslsrEnableNesting" is ignored for category 1 ISRs.

Nevertheless the interrupts may be enabled during a category 1 ISR to allow interrupt nesting but OS API functions cannot be used for this purpose. The application has to use compiler intrinsic functions or inline assembler statements.





2.4.5.3 Category 1 ISRs before StartOS

There may be the need to activate and serve category 1 ISRs before the OS has been started.

The following sequence should be implemented:

- Call Os_InitMemory
- 2. Call Os_Init (within the function the basic interrupt controller settings are initialized e.g. priorities of interrupt sources).
- 3. Enable the Interrupt sources of category 1 ISRs by directly manipulating the control registers in the interrupt controller.
- 4. Enable the interrupts by directly manipulating the global interrupt flag and / or current interrupt priority to allow the category 1 ISRs

2.4.5.4 Notes on Category 1 ISRs



Expert Knowledge

On platforms which have no automatic stack switch upon interrupt request there will be no stack switch at all if a category 1 ISR occurs. Thus the stack consumption of a category 1 ISR should be added to all stacks which are can be consumed by category 1 ISRs (see 2.3 for an overview).



Note

Although the interrupt priorities are initialized by MICROSAR OS there is no API to enable or acknowledge category 1 ISRs. The interrupt control registers have to be accessed directly.





Caution

The AUTOSAR OS standard does not allow OS API usage within category 1 ISRs (the only exception is the interrupt handling API).

If a not allowed OS API is called anyway, MICROSAR OS is not able to detect this and the called API may not work as expected.



Caution

Category 1 ISRs are always executed with trusted rights on supervisor level.



Caution

The macro "OS_ISR1" abstracts the appropriate compiler keyword for implementing the interrupt service routine. Thus the compiler generates code which safes and restore a subset of the general purpose registers.

In certain usecases e.g. usage of the FPU or nested interrupts it may require the application to save and restore more registers.

2.4.6 Initialization of Interrupt Sources

Through the OS configuration MICROSAR OS knows the assignment of interrupt sources and priorities to ISRs. In multi core system the core assignment of all ISRs is also known.

Based on these configuration information MICROSAR OS generates data structures for initializing the interrupt controller. It initializes the interrupt priority and its core assignment.



Note

Enabling of interrupt sources:

The OS enables the interrupt sources only for the OS generated timer ISRs.

Other user ISRs can be only be served if the corresponding interrupt sources are enabled by the application.

This should be done by using the interrupt source API (see 5.2.6 for details; function Os_EnableInterruptSource).



2.4.7 Unhandled Interrupts

Interrupt sources which are not assigned to a user defined ISR are assigned to a default OS interrupt handler which collects those interrupt sources.

Thus interrupt requests from unassigned interrupt sources are handled by the OS. Within OS Hooks (e.g. ProtectionHook()) the application can obtain the source number of the unhandled interrupt request by an OS API (see 5.2.7.1 for details).

In case of an unhandled interrupt request MICROSAR OS calls the ProtectionHook() with the parameter E_OS_SYS_PROTECTION_IRQ.



2.5 Exception Concept

2.5.1 Exception Vector Table

The exception vector table is generated by MICROSAR OS with respect to the configuration, microcontroller family and used compiler.

In a multi core multiple vector tables may be generated.

MICROSAR OS generates an exception vector for each possible exception source.



Note

In a SC3 and SC4 system MICROSAR OS defines OS exception handlers for memory protection errors and for SYSCALL / TRAP instructions.

Exception sources which are used by the OS cannot be configured by the application.

2.5.2 Unhandled Exceptions

Exception sources which are not assigned to user defined exception handlers are assigned to a default OS exception handler which collects those exceptions.

Thus exception requests from unassigned exception sources are handled by the OS. Within OS Hooks the application can obtain the exception number of the unhandled exception request by an OS API (see 5.2.7.3 for details).

In case of an unhandled exception request MICROSAR OS calls the ProtectionHook() with the parameter E_OS_PROTECTION_EXCEPTION.



2.6 Timer Concept

2.6.1 Description

MICROSAR OS can provide a time base generated from timer hardware located on the microcontroller. This time base can be used to drive alarms and schedule-tables.

2.6.2 Activation

The OS configuration may define an OsCounter Object of type "HARDWARE". Then a driving hardware must be assigned to "OsDriver" attribute.

2.6.3 Usage

Once the hardware counter is defined it can be assigned to alarms ("OsAlarmCounterRef") and schedule-tables ("OsScheduleTableCounterRef").

Such alarms and schedule-tables are driven time based.

Additionally MICROSAR OS provides conversion macros (which are based on the hardware counter configuration) to convert from hardware ticks to time and vice versa (see for 5.2.10 details).

2.6.4 Dependencies

A hardware counter can be driven in two modes:

- > Periodical interrupt timer mode (see 2.7)
- High resolution timer mode (see 2.8)



2.7 Periodical Interrupt Timer (PIT)

2.7.1 Description

The timer hardware is set up to generate timer interrupts requests in a strict periodical interval (e.g. 1ms). The interval does not change during OS runtime.

Within each timer ISR MICROSAR OS checks for alarm and schedule-table expirations and execute the configured OS action.

2.7.2 Activation

- Define an OsCounter of type "HARDWARE" and select the timer Hardware in "OsDriver".
- > Set the counter sub-attribute "OsDriverHighResolution" to FALSE.
- > The attribute "OsSecondsPerTick" specifies the cycle time of interrupt generation.
- > The attribute "OsCounterTicksPerBase" specifies the number of timer counter cycles which are necessary to reach "OsSecondsPerTick".



Note

The OS will add an appropriate ISR automatically to the configuration.



2.8 High Resolution Timer (HRT)

2.8.1 Description

The timer hardware is set up to generate one timer interrupt request when an alarm or schedule-table action shall be executed.

Within each timer ISR MICROSAR OS performs that action, calculates the timer interval for the next action and reprograms the timer hardware with the new expiration time.

2.8.2 Activation

- > Define an OsCounter of type "HARDWARE" and select the timer Hardware in "OsDriver".
- > Set the counter sub-attribute "OsDriverHighResolution" to TRUE.
- > The attribute "OsSecondsPerTick" specifies the cycle time of the timer counter.
- > The attribute "OsCounterTicksPerBase" must be set to "1".
- > The attribute "OsCounterMaxAllowedValue" must be set to 0x3FFFFFFF



Note

The OS will add an appropriate ISR automatically to the configuration.

2.9 PIT versus HRT

	PIT	HRT
Interrupt Requests are generated	Strictly periodical	► On demand
Precision of Alarms / Schedule- tables	Only multiples of the attribute OsSecondsPerTick are possible for alarm / schedule-table times.	Any times are possible. With precision of the cycle time of the used timer hardware.
Interrupt Load	Generates a constant interrupt load which is equally distributed over runtime.	 Interrupt load is not equally distributed over runtime. Interrupt bursts may be possible.

Table 2-3 PIT versus HRT



2.10 Startup Concept

The following figure gives an overview of the different startup phases of the OS. It also shows which OS API functions are available in the different phases.




Figure 2-3 API functions during startup



2.11 Single Core Startup

This chapter shows some examples how MICROSAR OS is started as single core OS.

2.11.1 Single Core Derivatives



2.11.2 Multi Core Derivatives

2.11.2.1 Examples for SC1 / SC2 Systems



```
OS single core startup on a multi core derivative
 ( ( 0
((([ ( α
(((W Q U
       01 α
(((W Q 01Q
    00 K QL 011(
(((
((((
(((((( ( ( W[ KW M QL UI[ M B
W[ C( ( ( 2 (
(((((((
(((((
      B(
(((((((
      α
((((
```

The example starts a single core OS on the master core of a multi core derivative.





OS single core startup on a multi core derivative

```
( 0
  (
         1(
])))
       ( C(
(((W Q U (((W Q 01))
         01 C(
     00 K QL 011(
(((
((((
((((((((( K OW[KWMQL9(. 10
                         ( (2(
        \alpha
(((((((
     (W[ KW M QL 9 E
(((((
(((((((( u
(((((((
        \alpha
((((
(
```

The example starts a single core OS on the slave core of a multi core derivative

2.11.2.2 Examples for SC3 / SC4 Systems



Caution

The function GetCoreID requires a trap into the OS to be functional. Since the OS does not initialize any trap tables on non-AUTOSAR cores GetCoreID cannot be used on such cores

Therefore it is not possible to use the API function GetCoreID within the main function. A user function (e.g. UsrGetCoreID) is necessary which distinguishes the correct core ID.

© 2017 Vector Informatik GmbH Version 2.12.0 59





The example starts a single core OS on the master core of a multi core derivative.



2.12 Multi Core Startup

Within a multi core system each core has the following possibilities when entering the main function:

- 1. Mandatory: call to Os_InitMemory and Os_Init().
- Optional: calls to StartCore() to start additional cores under control of MICROSAR OS.
- Optional: calls to StartNonAutosarCore() to start additional cores which are independent of MICROSAR OS.
- 4. Optional: call StartOS() to start MICROSAR OS on the core

For a slave core this is only possible if the core once has been started with StartCore() API from another core.

For the master core this is only possible if the core itself is configured to be an AUTOSAR core.

2.12.1 Example for SC1 / SC2 Systems



```
OS multi core startup
      ( 0
           1(
])))
(((W Q U
           01 (1
(((W Q 01a
((((
      00 K QL 011(
(((
(((
      (W[ KW M QL UI[ M B
(((((
((((((((( K OW KW M QL 9 (. 1Q
((((((((( K OW KW M QL : (. 1Q
(((((((
         α
      ((W[ KW M QL 9 E
(((((
(((((((
          \alpha
      ((W[ KW M QL ; B
(((((
(((((((([ W[OLWVW KI M1Q
(((((((
         \alpha
         B(
(((((
(((((((
          \alpha
((((
```

The example shows a possible startup sequence for a quad core system.



2.12.2 Examples for SC3 / SC4 systems

2.12.2.1 Only with AUTOSAR Cores



```
OS multi core startup
 ( ( 0 1(
((([
(((W Q U
       01 C(
(((W Q 01q
((((
   00 K QL 011(
(((
((((
(((((
   (W[ KW M QL UI[ M B
((((((((( | W OW KI M1QL; (. 1Q
(((((((
     B(
(((((
(((((((
      \alpha
((((
(
```

The example shows a possible startup sequence for a quad core system. All cores are configured to be AUTOSAR cores.

2.12.2.2 Mixed Core System



Caution

The function GetCoreID requires a trap into the OS to be functional. Since the OS does not initialize any trap tables on non-AUTOSAR cores GetCoreID cannot be used on such cores.

Therefore it is not possible to use the API function GetCoreID within the main function. A user function (e.g. UsrGetCoreID) is necessary which distinguishes the correct core ID.

© 2017 Vector Informatik GmbH Version 2.12.0 62





The example shows a possible startup sequence for a quad core system. Three cores are AUTOSAR cores and one core is a non-AUTOSAR core.



2.13 Error Handling

MICROSAR OS is able to detect and handle the following types of errors:

Application Errors	 Are raised if the OS could not execute a requested OS API service correctly. Typically the OS API is used wrong (e.g. invalid object ID). Do not corrupt the internal OS data. Will result in call of the global ErrorHook() for centralized error handling (if configured). Will result in call of an application specific ErrorHook (if configured). May not induce shutdown / terminate reactions. Instead the application may continue execution by simply returning from the ErrorHooks.
Protection Errors	 Are raised if the application violates its configured boundaries (e.g. memory access violations, timing violations). Do not corrupt OS internal data. Are raised upon occurrence of unhandled exceptions and interrupts. Will result in call of the ProtectionHook() where a shutdown or terminate handling (with or without restart) is induced. If Shutdown is induced the ShutdownHook() is called (if configured). If no ProtectionHook() is configured shutdown is induced.
Kernel Errors	 Are raised if the OS cannot longer assume the correctness if its internal data (e.g. memory access violation during ProtectionHook()) Will result in call of the Os_PanicHook() to inform the application. Afterwards the OS disables all interrupts and enters an infinite loop.

Table 2-4 Types of OS Errors

2.14 Error Reporting

MICROSAR OS supports error reporting according to the AUTOSAR [1] and OSEK OS [2] standard.

This includes

- > StatusType return values of OS APIs
- Parameter passing of error codes error to ErrorHook()
- > Service ID information provided by the macro OSErrorGetServiceId()
- > Parameter access macros (e.g. OSError_ActivateTask_TaskID())

2.14.1 Extension of Service IDs

MICROSAR OS introduces new service IDs for own services.





Reference

All service IDs are listed in the OS header file ${\tt W}$ the enum data type ${\tt W}[$

6 and may be looked up in

2.14.2 Extension of Error Codes

MICROSAR OS introduces new 8 bit error codes which extend the error codes which are already defined by AUTOSAR OS and OSEK OS standard.

Type of Error	Related Error Code	Value
An internal OS buffer used for cross core communication is full.	E_OS_SYS_OVERFLOW	0xF5
A forcible termination of a kernel object has been requested e.g. terminate system applications.	E_OS_SYS_KILL_KERNEL_OBJ	0xF6
An OS-Application has been terminated with requested restart but no restart task has been configured.	E_OS_SYS_NO_RESTARTTASK	0xF7
The application tries to use an API cross core, but the target core has not been configured for cross core API	E_OS_SYS_CALL_NOT_ALLOWED	0xF8
The triggered cross core function is not available on the target core.	E_OS_SYS_FUNCTION_UNAVAILABLE	0xF9
A syscall instruction has been executed with an invalid syscall number.	E_OS_SYS_PROTECTION_SYSCALL	0xFA
An unhandled interrupt occurred.	E_OS_SYS_PROTECTION_IRQ	0xFB
The interrupt handling API is used wrong.	E_OS_SYS_API_ERROR	0xFC
Internal OS assertion (not issued to customer).	E_OS_SYS_ASSERTION	0xFD
A system timer ISR was delayed too long.	E_OS_SYS_OVERLOAD	0xFE

Table 2-5 Extension of Error Codes



Reference

All error codes and their values can be looked up in the header file $\ensuremath{\mathbb{W}}$

6

2.14.3 Detailed Error Codes

MICROSAR OS provides detailed error code to extend the standard error handling of AUTOSAR to uniquely identify each possible OS error.

The detailed error code is assembled from AUTOSAR StatusType error code and unique error code.






Figure 2-4 MICROSAR OS Detailed Error Code

Within OS Hook routines the error code can be obtained by calling Os_GetDetailedError() (see 5.2.7.1 for details).



Note

Vector OS experts always asks about the detailed error codes when supporting customers in case of OS errors.



Reference

The detailed error codes are listed in the file \mathbb{W} 6 and may be looked up in the enum data type \mathbb{W} \mathbb{Q}

Each detailed error code is preceded by a descriptive comment.



2.15 Multi Core Concepts

2.15.1 Scheduling and Dispatching

MICROSAR OS implements independent schedulers and dispatchers for each core.

2.15.2 Multi Core Data Concepts

The multi core data concept of MICROSAR OS tries to avoid concurrent writing accesses between cores.

Although cores may read all OS data of all cores, write accesses to OS data are only performed locally from the owning core.

This data concept allows optimized linking:

- > The data of a particular core may be linked into fast accessible memory
- > The data of a particular core may be linked into cached memory

Only the variables related to spinlocks have to be linked into global memory which must be accessible by all participating cores.

2.15.3 X-Signals

To realize cross core service APIs MICROSAR OS offers the X-Signal concept (see 3.9 for details).

2.15.4 Master / Slave Core

In a real master / slave multi core architecture only one core is started upon reset. This is the master core. All other cores are held in a reset state and must be explicitly started by the master core. These are slave cores.

There are also multi core systems which starts all cores simultaneously. There is no hardware master / slave classification.

MICROSAR OS is capable to deal with both concepts. In a system with equal cores the OS emulates master / slave behavior according to the core configurations.

2.15.5 Hardware Init Core

To initialize the system peripherals used by the OS (e.g. System MPU, Interrupt Controller), MICROSAR OS uses a dedicated so called Hardware Init Core.

MICROSAR OS offers the possibility to configure one core as Hardware Init Core ("/MICROSAR/Os/OsOS/OsHardwareInitCore"). If the user does not configure a specific core, the Master Core is used as Hardware Init Core.

In safety-critical environments it is recommended to configure the core with the highest diagnostic coverage as Hardware Init Core.

2.15.6 Startup of a Multi Core System

The startup of a multi core system is described in detail in 2.12.

MICROSAR OS offers the possibility to configure a startup symbol for each core. Within a real master / slave system the OS needs this information for starting the slave cores.

2.15.7 Spinlocks

Synchronization of cores is done by

> OS Spinlocks (see [1]) or



Optimized spinlocks (see 3.1)

2.15.7.1 Linking of Spinlocks

To achieve freedom from interference between cores with different diagnostic coverage capability, spinlocks are linked into different memory sections.

An MPU may be used to allow access from only specific cores or specific OS applications.

The used memory sections depend on the feature "OsForcibleTermination"

	OS spinlocks	Optimized spinlocks
OsForcibleTermination = TRUE	Spinlocks variables are linked into a core shared section	Spinlock variables are linked into a core shared section
OsForcibleTermination = FALSE		Spinlock variables are linked into an application shared section

Table 2-6 Linking of spinlocks

2.15.8 Cache

Due to cache coherency problems spinlock variables and other application variables which are shared among cores must not be cached.

2.15.9 Shutdown

2.15.9.1 Shutdown of one Core

If ShutdownOS() is called on one core, it induces shutdown actions.

- > The core terminates all its applications
- > Application specific ShutdownHooks are called
- The global ShutdownHook() is called
- Interrupts are disabled
- > An endless loop is entered

2.15.9.2 Shutdown of all Cores

Upon call to ShutdownAllCores() synchronized shutdown of the system is invoked. An asynchronous X-Signal is used for this purpose.

Synchronized shutdown is described in [1].

2.15.9.3 Shutdown during Protection Violation

If the ProtectionHook() returns with "PRO_SHUTDOWN" a shutdown of all cores is invoked.



2.16 Debugging Concepts

2.16.1 Description

MICROSAR OS offers two software utilities to support OS debugging.

ORTI	MICROSAR OS generates an ORTI debug file (O SEK R un T ime Interface). Many debuggers are capable of loading such ORTI files and provide comfortable debug means based upon the OS configuration. See chapter 2.16.3 for details
TimingHooks	MICROSAR OS provides macros which may be used for debugging purposes (also suitable for third party tools). See chapter 3.10 for details.

2.16.2 Activation

ORTI and TimingHooks may be switched on within the OsDebug container.



Note

There is an additional switch within the "OsDebug" container. It enables OS assertions. They are intended for OS internal test purposes. If activated the OS performs additional runtime checks on its own internal states.

2.16.3 ORTI Debugging

ORTI is the abbreviation of "OSEK Runtime Interface".

When ORTI debugging is activated MICROSAR OS generates additional files with "6" extension. These files contain information about the whole OS configuration. They are intended to be read by a debugger.

The debugger uses the information from the ORTI files to display static and runtime information about OS objects e.g. task states.

ORTI versions supported by MICROSAR OS:

ORTI 2.2	As described in the OSEK standard [3] and [4]
ORTI 2.3	Unofficial "Standard" based upon ORTI 2.2. It does contain extensions for multi core OS and was proposed by "Lauterbach Development Tools" (described in [5]).

Both ORTI versions are capable to be used within single core and multi core systems.

70





Note for ORTI 2.2 multi core debugging

For each configured AUTOSAR core there is one separate ORTI file.

For multi core debugging, the debugger software must be capable to read several ORTI files.



Note for ORTI 2.3 multi core debugging

The debug information for all configured cores is aggregated in one file.



Note

Basically debuggers are capable to display the stack consumption for each stack (OsStackUsageMeasurement must be switched on).

Please note that uninitialized OS stacks may show 100% stack usage within ORTI debugging. Reliable information can only be given after the OS has initialized all stacks.



Caution

MESSAGE objects and CONTEXT information specified by ORTI 2.2 Standard are not supported in MICROSAR OS.



Caution

The following OS services are not traced by ORTI service tracing:

- GetSpinlock (for optimized spinlocks)
- TryToGetSpinlock (for optimized spinlocks)
- > ReleaseSpinlock (for optimized spinlocks)
- > IOC
- > Os GetVersionInfo
- > Os_Init
- > Os_InitMemory

Technical Reference



- Specify a start and end address by number, or by linker labels (see 4.3.3 for OS generated section labels)
- > Specify access rights to this region (a pre-defined set of access rights is referable)
- > Specify the validity of the region by ID (e.g. PID / ASID / Protection Set)
- Specify to which memory protection unit the region belongs (e.g. Core MPU / System MPU)
- > Specify the owner of the region

The owner of the memory region distinguishes the runtime behavior of the hardware MPU regions (whether the region is static or dynamic).



Note

The start and end addresses of configured memory region should always be a multiple of the granularity of the hardware MPU.



Note

The number of available hardware MPU regions is limited by hardware! MICROSAR OS checks during code generation that the overall number of configured memory regions does not exceed the number of available hardware MPU regions.

2.17.3.1 Static MPU Regions

If no owner is specified, MICROSAR OS initializes a hardware MPU region to be static. It is never reprogrammed during runtime of the OS. It is valid for all software parts.

2.17.3.2 Dynamic MPU Regions

If an owner is specified for a memory region MICROSAR OS initializes a hardware MPU region to be dynamically reprogrammed during OS runtime. Whenever the owner of the memory is active during runtime a specific hardware MPU region is programmed with the configured values of the memory region.

Memory regions which are assigned to an OS application are reprogrammed whenever the OS application is switched.

Memory regions which are assigned to tasks or ISRs are reprogrammed with each thread switch.

2.17.3.3 Freedom from Interference

MICROSAR OS is able to encapsulate OS application data, task private data and ISR private data. This does also depend on the owner of the memory region.



Memory Region Owner	Access Granted To	Access Denied For
OS application	Runtime objects of this OS application > Tasks > ISRs > IOC callbacks > Non-trusted functions > Application specific hooks	> Other non-trusted OS applications and its applications objects
Task	> The owning task	> Other non-trusted OS
ISR	> The owning ISR	applications and its applications objects
		 Other runtime objects of the belonging OS application

2.17.4 Stack Monitoring

MICROSAR OS uses one memory region of the MPU to supervise the current stack. This is the default handling in SC3 and SC4 systems. See 2.3.5 for details.



Caution

Memory regions must not be configured to allow write access into any stack regions. Otherwise the OS cannot ensure stack data integrity.

2.17.5 Protection Violation Handling

Upon any memory protection violation the OS

- > Switches to the kernel stack
- Informs the application by execution of the ProtectionHook()

2.17.6 Optimized / Fast Core MPU Handling

If the number of application / task / ISR specific memory regions is small, MICROSAR OS may have the possibility to initialize the MPU entirely with static MPU regions.

By utilize memory protection identifiers different access rights may still be achieved between different applications.

MICROSAR OS switches access rights by simply switching the protection identifier. This will result in a very fast MPU handling.

- > Configure only memory regions which are static (no owner is assigned).
- > Use "OsMemoryRegionIdentifier" to assign a protection identifier to that region.
- Assign either OS applications or Tasks and ISRs to use a specific protection identifier (OsAppMemoryProtectionIdentifier, OsTaskMemoryProtectionIdentifier, OsIsrMemoryProtectionIdentifier)





Note

Depending on the used platform protection identifiers are also referred as PID (MPC), ASID (RH850) or protection sets (TriCore). But the basic technique is the same.

2.17.7 Recommended Configuration

MICROSAR OS offers a recommended MPU configuration which contains a basic setup. It configures the MPU to achieve the access rights as follows

Access Rights	Trusted Software	Non-Trusted Software
Executable rights to whole memory	X	X
Read access to whole RAM / ROM	X	X
Write access to whole RAM (except stack regions)	X	-
Read / Write access to peripheral registers	X	-
Read / Write access to global shared memory	X	X
Write access to current active stack	Χ	X

Table 2-7 Recommended Configuration MPU Access Rights



2.18 Memory Access Checks

2.18.1 Description

AUTOSAR OS specifies functions for checking memory access rights of an ISR or task to a specific memory region.

- > CheckTaskMemoryAccess
- > CheckISRMemoryAccess

2.18.2 Activation

No explicit activation of these API service functions necessary. They are provided automatically by the OS.

2.18.3 Usage

The API service functions CheckTaskMemoryAccess() and CheckISRMemoryAccess() work on additional configuration data which has to be provided by the user.

Therefore additional regions ("OsAccessCheckRegion") may be configured. Tasks and ISRs may be assigned to each access check region.



Note

All memory access checks are based upon the configured "OsAccessCheckRegion" objects. They are not based upon current MPU values during runtime!

OsAccessCheckRegions and OsMemoryRegions contain redundant information.

2.18.4 Dependencies

This feature is of significance in SC3 and SC4 system with active memory protection.



2.19 Timing Protection Concept

2.19.1 Description

To implement timing protection, MICROSAR OS needs a timer hardware which is able to generate an interrupt with high priority. This interrupt is never disabled by the OS interrupt handling API.

Two concepts may be implemented within MICROSAR OS:

- The timing protection interrupt request is non-maskable (NMI request)
- The timing protection interrupt request is maskable

The consequences of both concepts are shown in the comparison:

	Timing Protection IRQ is Maskable	Timing Protection IRQ is NMI
Level of timing protection IRQ	The level of the interrupt source is chosen to be higher than the highest category 1 ISR.	The exception source has no interrupt level.



Caution

Any category 1 ISR bypasses the OS. For this reason such an ISR may get terminated in case it is executed, while the budget of a monitored entity is exhausted.

Thus the AUTOSAR OS specification advises not to use category 1 ISRs within a system which uses timing protection.



Caution

In case of an inter-arrival time violation MICROSAR OS does currently not provide the information which task or ISR did violate its inter-arrival time. GetTaskID() and GetISRID() return the current task / ISR. The suppressed task / ISR ID is not returned by these APIs.

2.19.2 Activation

Timing protection features are activated by setting the scalability class to SC2 or SC4 (OsScalabilityClass).

Afterwards timing protection containers may be configured for tasks or ISRs (OsTaskTimingProtection / OsIsrTimingProtection). Observed times are configured within these containers.



Note

The OS will add an appropriate ISR automatically to the configuration.



2.19.3 Usage

Once the timing protection feature is active tasks and ISRs are observed automatically by the OS.

Observation of a particular OS object (task / ISR) only takes place if any execution budgets or locking times are configured for this object.



2.20 IOC

2.20.1 Description

The Inter OS-Application Communicator (IOC) is responsible for data exchange between OS applications. It handles two important tasks

- Data exchange across core boundaries
- Data exchange across memory protection boundaries

Parts of the IOC API services are generated.

MICROSAR OS always tries to generate IOC API services and data structures to minimize resource usage.

Especially the runtime of IOC API services is influenced by the configuration of IOC objects. For the customer it is important how configuration aspects minimize the IOC runtime.

For each IOC object MICROSAR OS decides during runtime whether

- Interrupt locks
- > Spinlocks

Are used or not.

2.20.2 Ungeued (Last Is Best) Communication

Note

Whenever the data of a last is best IOC object can be written / read atomically (integral data type) no spinlocks are used at all.

2.20.2.1 1:1 Communication Variant

Sender and Receiver are located on the same core Sender and Receiver are located on the different cores



2.20.2.3 N:M Communication Variant

	Sender and Receiver are located on the same core	Sender and Receiver are located on the different cores
Interrupt Locks	Used	Not used
Spinlocks	Not Used	Used
System Call Traps	Not Used	Not Used

2.20.3 Queued Communication

For 1:1 and N:1 Communication the following table is applied:

	Sender and Receiver are located on the same core	Sender and Receiver are located on the different cores
Interrupt Locks	Not Used	Not used
Spinlocks	Not Used	Not Used
System Call Traps	Not Used	Not Used

2.20.4 Notification

MICROSAR OS provides configurable receiver callback functions for notification purposes.



Note

In case an IOC object has a configured receiver callback function a system call trap is needed in any case.

2.20.5 Particularities

2.20.5.1 N:1 Queued Communication

N:1 queued commination is realized with multiple sender queues. The receiver application does an even multiplexing on all sender queues when calling the receive function (see figure).






Figure 2-5 N:1 Multiple Sender Queues

2.20.5.2 IOC Spinlocks



Note

During generation of OS data structures, if MICROSAR OS detects that a spinlock is needed for a particular IOC object, it automatically creates a spinlock object within the OS configuration.

2.20.5.3 Notification

Based on the core assignment of sender and receiver of an IOC object, two possible scenarios for callback handling are possible.

Sender and Receiver are located on the same core	> The callback notification function is called within the IOC send function
Sender and Receiver are located on different cores	> The sender triggers an X-Signal request on the receiving core
	The callback notification function is called within the X-Signal ISR





Note

- > All callback functions are using the cores IOC receiver pull callback stack.
- During execution of the IOC receiver pull callback function category 2 ISRs are disabled.
- > Within IOC receiver pull callback functions only other IOC API functions and interrupt dis/enable API functions are allowed.

2.20.5.4 Complex Data Types



Note

If "OslocDataType" of an IOC object is a complex data type, MICROSAR OS uses a memcpy function of the VStdLib Module for data transfer and initialization.

See VStdLib Technical Reference [8].



2.21 Trusted OS Applications

Trusted OS Applications are basically executed in supervisor mode. They can have read/write access to nearly the whole memory (except stack regions).

MICROSAR OS allows gradually restricting of access rights of trusted OS applications.

Trusted OS applications may be restricted by memory access or by processor mode.

2.21.1 Trusted OS Applications with Memory Protection

2.21.1.1 Description

Runtime objects (Tasks / ISRs / Trusted functions) of trusted OS applications with enabled memory protection have the following behavior

- > They run in supervisor mode
- Memory access has to be granted explicitly (in the same way as for a non-trusted OS application)
- > The MPU is re-programmed whenever software of the OS application is executed.

2.21.1.2 Activation

Set "OsTrustedApplicationWithProtection" to TRUE.

2.21.1.3 Dependencies

This feature is of significance in SC3 and SC4 system with active memory protection.

2.21.2 Trusted OS Applications in User Mode

2.21.2.1 Description

Such OS applications can have read/write access to nearly the whole memory (except stack regions), but they are running in user mode. This is also applied to all runtime objects (Tasks / ISRs / Trusted functions) assigned to this OS application.



Note

> API runtimes for OS applications which run in user mode are longer.

2.21.2.2 Activation

Set "OsApplicationIsPrivileged" to FALSE.

2.21.2.3 Dependencies

This feature is of significance in SC3 and SC4 system with active memory protection.



2.21.3 Trusted Functions



Note

- > The interrupt state of the caller is preserved when entering the trusted function.
- > The trusted function may manipulate the interrupt state by using OS services. The changed interrupt state is preserved upon return from the trusted function.



Caution

Nesting level of trusted functions is limited to 255.

The application has to ensure that this limitation is held. There is no error detection within the OS.

84



2.22 OS Hooks

2.22.1 Runtime Context

MICROSAR OS implements the runtime context and accessing rights of OS Hooks according to the following table

Hook Name	Processor Mode	Access Rights	Interrupt State	
StartupHook			Category 2 lock	
ErrorHook	Supervisor	Trusted	level	
ShutdownHook	Supervisor		Category 1 lock	
ProtectionHook			level	
StartupHook_ <os application="" name=""></os>	Depending on the configuration of the owning OS application		Category 2 lock	
ErrorHook_ <os application="" name=""></os>			level	
ShutdownHook_ <os application="" name=""></os>			TP lock level	
Os_PanicHook	Supervisor Trusted		TP lock level	
PreTaskHook	Supervisor	Trusted	TP lock level	
PostTaskHook	Supervisor	Trusted	TP lock level	
AlarmCallbacks	Supervisor	Trusted	Category 1 lock level	
IOC receiver pull callbacks	Depending on the configuration of the owning OS application		Category 2 lock level	

2.22.2 Nesting behavior

It is possible that OS hooks may be nested by other OS hooks according to the following table

Nested by OS Hook	ErrorHook(s)	ProtectionHook	StartupHook(s)	ShutdownHook(s))	IOC Callbacks
ErrorHook(s)	Not possible	possible	Not possible	possible	possible
ProtectionHook	Not possible	Not possible	Not possible	possible	possible
StartupHook(s)	possible	possible	Not possible	possible	possible
ShutdownHook(s)	Not possible	Not possible	Not possible	Not possible	possible
IOC Callbacks	possible	possible	Not possible	possible	Not possible

2.22.3 Hints



Caution

Within OS Hooks the interrupts must not be enabled again!





Caution

Hooks must never be called by application code directly.



Note for SC2 or SC4

Hooks don't have any own runtime budgets. OS Hooks consume the budget of the current task / ISR.



Note: Protection violations during OS Hooks

If any protection violation occurs during the hooks

- ▶ PreTaskHook
- ▶ PostTaskHook

the OS will always go into shutdown!

The return value of the ProtectionHook (e.g. PRO_TERMINATEAPPL) will be ignored and overwritten by the OS to PRO_SHUTDOWN.



3 Vector Specific OS Features

This chapter describes functions which are available only in MICROSAR OS. They extend the standardized OS functions from the AUTOSAR and OSEK OS standard [1] [2].

3.1 Optimized Spinlocks

3.1.1 Description

For core synchronization in multi core systems, MICROSAR OS offers (beneath the AUTOSAR specified OS spinlocks) additional optimized spinlocks.

They are able to reduce the runtime of the Spinlock API. Configuration is also easier.

AUTOSAR specified OS spinlocks cannot cause any deadlocks between cores (see unique order of nesting OS spinlocks in AUTOSAR OS standard). Therefore some error checks on OS configuration data are necessary.

The error checks are not performed with optimized spinlocks.

	OS Spinlocks	Optimized Spinlocks	
Deadlocks	No deadlocks possible	Deadlocks are possible	
Runtime	Longer runtime due to more error checks	Smaller runtime due to less error checks	
Configuration	OsSpinlockSuccessor must be configured if spinlocks must be nested	OsSpinlockSuccessor need not to be configured	
Nesting	Can be nested by other OS spinlocks Nesting of optimized spinlock should be avoided or at least I used with caution		
Linking	OS and optimized spinlock variables are placed into different dedicated memory sections (see 4.3.1).		

Table 3-1 Differences of OS and Optimized Spinlocks

3.1.2 Activation

The spinlock attribute "OsSpinlockLockType" may be set to "OPTIMIZED".

The "OsSpinlockSuccessor" attribute should not be configured for an optimized spinlock.

3.1.3 **Usage**

Once a spinlock object is configured to be an optimized spinlock the application may use the Spinlock API as usual. The Spinlock service functions are capable to deal with optimized and OS spinlocks.



3.2 Barriers

3.2.1 Description

MICROSAR OS offers the feature to synchronize participating tasks at a referenced barrier. The calling task is blocked until the required numbers of tasks have also called the method referencing the same barrier.

3.2.2 Activation

Within OS configuration "Barrier" objects may be specified. A barrier consists of a list of tasks that participate the barrier.



Note

Only one task per core may be assigned to a barrier object. The assigned task must also be the task that calls the API.

3.2.3 **Usage**

If one or more barriers are configured Os_BarrierSynchronize may be called inside the tasks that are configured to participate the barrier. Tasks can participate in multiple barriers. Per core only one task can participate a single barrier.

The core on which a task calls Os_BarrierSynchronize gets blocked inside the API until all other participating tasks have called the API for the same BarrierID.




Figure 3-1 Barriers





Caution

Deadlock may occur if one task has called Os_BarrierSynchronize and one of the other participants don't calls the API for the same barrier.



3.3 Peripheral Access API

3.3.1 Description

MICROSAR OS offers peripheral access services for manipulating registers of peripheral units. The application may delegate such accesses to the OS in case that its own accessing rights are not sufficient to manipulate specific peripheral registers.

3.3.2 Activation

The API service functions themselves do not need any activation.

But within the OS configuration "OsPeripheralRegion" objects may be specified. They are needed for error and access checking by the OS.

An OsPeripheralRegion object consists of the start address, end address and a list of OS applications which have accessing rights to the peripheral region.



Note

Access to a peripheral region is granted if the following constraint is held Start address of peripheral region <= Accessed address <= End address of peripheral region

3.3.3 Usage

Once peripheral regions are configured they may be passed to the API functions.



Reference

The API service functions themselves are described in chapter 5.2.2.

3.3.4 Dependencies

This feature is of significance in SC3 and SC4 system with active memory protection.

3.3.5 Alternatives

The access rights to peripheral registers may also be granted by configure an additional MPU region for the accessing OS application.

3.3.6 Common Use Cases

The peripheral access APIs may be used ...

- ... if the accessing OS application runs in user mode but the register to be manipulated can only be accessed in supervisor mode.
- ... if the application does not want to spend a whole MPU region to grant access rights.



3.4 Trusted Function Call Stubs

3.4.1 Description

Since the OS service CallTrustedFunction() is very generic, there is the need to implement a stub-interface which does the packing and unpacking of the arguments for trusted functions.

MICROSAR OS is able to generate these stub functions.

3.4.2 Activation

The OS application attribute "OsAppUseTrustedFunctionStubs" must be set to TRUE. Data defined the header must be in file which is referred by "OsApp@alloutStubs@sludeHeader". 6 "Os "Os

3.4.3ETQq0.000008871 0 595.32 842.04 reW*nBT/F3 12 Tf1 0 0 1 99.264 646.545BT/F4 12 Tf1 0 0



3.5 Non-Trusted Functions (NTF)

3.5.1 Description

Service functions which are provided by non-trusted OS applications are called non-trusted functions. They have the following characteristics:

- > They run in user mode.
- > They run with the MPU access rights of the owning OS application.
- > They perform a stack switch to specific non-trusted function stacks.
- > They run on an own secured stack.
- > They can safely provide non-trusted code to other OS applications.
- Parameters are passed to the NTF with a reference to a data structure provided by the caller.
- > Returning of values is only possible if the caller passes the non-trusted functions parameters as pointer to global accessible data.

3.5.2 Activation

They are defined within an OsApplication container ("OsApplicationNonTrustedFunction"). The attribute "OsTrusted" for this OS application must be set to FALSE.

3.5.3 Usage

Similar to the CallTrustedFunction() API of the AUTOSAR OS standard MICROSAR OS implements an additional service which is called Os_CallNonTrustedFunction() (see chapter 5.2.4 for Details).

Configured non-trusted functions are called with this API.



Note

- > The interrupt state of the caller is preserved when entering the non-trusted function
- > The non-trusted function may manipulate the interrupt state by using OS services. The changed interrupt state is preserved upon return from the non-trusted function.



Caution

Non-trusted functions currently cannot be terminated without termination of the caller.

3.5.4 Dependencies

This feature is of significance in SC3 and SC4 system with active memory protection.



3.6 Fast Trusted Functions

3.6.1 Description

MICROSAR OS offers the feature of runtime optimized trusted functions (fast trusted functions).

The speedup of the runtime is achieved by removing most of the OS error checks, the application switch and the MPU reprogramming.

Fast trusted functions have the following characteristics:

- > They may be called with disabled interrupts.
- > They run in supervisor mode.
- > They run with the application ID of the caller.
- > They run on the stack of the caller.
- > They run with the MPU settings of the caller.
- > Parameters are passed to the fast trusted function with a reference to a data structure provided by the caller.



Caution

Calls to other OS API services are not allowed within a fast trusted function!

3.6.2 Activation

They are defined within an OsApplication container ("OsApplicationFastTrustedFunction"). The attribute "OsTrusted" for this OS application must be set to TRUE.

3.6.3 **Usage**

Similar to the CallTrustedFunction() API of the AUTOSAR OS standard MICROSAR OS implements an additional service which is called Os_CallFastTrustedFunction() (see chapter 5.2.5 for Details).

Configured fast trusted functions are called with this API.

3.6.4 Dependencies

This feature is of significance in SC3 and SC4 system with active memory protection.



3.7 Interrupt Source API

3.7.1 Description

MICROSAR OS offers additional API services for category 2 ISRs and their respective interrupt sources.

The services include

- Enable of an interrupt source
- > Disable of an interrupt source
- > Clearing of the interrupt pending bit
- > Checking if the interrupt source is enabled
- > Checking of interrupt pending bit status

(See 5.2.6 for API details).



3.8 Pre-Start Task

3.8.1 Description

MICROSAR OS offers the possibility to provide a set of OS API functions for initialization purposes before StartOS has been called.

Therefore a pre-start task may be configured which is capable to run before the OS has been started. Within this task stack protection is enabled and particular OS APIs can be used.

The table in 5.2.15 lists the OS API functions which may be used within the Pre-Start task.

3.8.2 Activation

- > Define a basic task
- Within a core object this basic task has to be referred to be the pre-start task of this core (attribute "OsCorePreStartTask"). Only one pre-start task per core is possible.
- Start the OS as described below

3.8.3 Usage

- 1. Execute Startup Code
- 2. Call w Q U 01
- 3. Call w Q 01
- 4. Call w M X [01((see 5.2.3 for Details)
- 5. The OS schedules and dispatches to the task which has been referred as pre-start task.
- 6. The pre-start task has to be left by a call to [W[01



Caution

The pre-start task may only be active once prior to StartOS() call.



Caution

Within the pre-start task the getter OS API services (e.g. GetActiveApplicationMode()) neither return a valid result nor a valid error code.

95





Caution

If MICROSAR OS encounters an error within the pre-start task, only the global hooks (ErrorHook(), ProtectionHook() and ShutdownHook()) are executed. OS application specific hooks won't be executed.

Consider that the StartupHook() did not yet run when the Pre-Start Task is executed.



Caution

If the Pre-Start Task is used, global hooks have to consider that the OS might not be completely initialized. OS APIs which are allowed after normal initialization (e.g. TerminateApplication()) are not allowed within global hooks, if the error occurred in the Pre-Start Task.



Caution

If the ProtectionHook() is triggered within the Pre-Start Task, the OS ignores its return value. The only valid return value is PRO_SHUTDOWN.

3.8.4 Dependencies

This feature is of significance in SC3 and SC4 system with active memory protection.



3.9 X-Signals

3.9.1 Description

MICROSAR OS uses cross core signaling (X-Signals) to realize API service calls between cores.

The next figure shows the basic principles of an X-Signal




Figure 3-2 X-Signal

Whenever a core executes a service API cross core it writes this request into its own send port queue. Then it signals this request by an interrupt request (X-Signal) to the serving core.

The serving core reads the request from the send port queue and executes the requested service API. The result of the service API is provided in the receive port queue.

X-Signals have the following characteristics:

- > An X-Signal is a unidirectional request from one core to another (1:1).
- > For each core interconnection one X-Signal is needed.
- > All accesses to the (sender / receiver) port queues are lock free.
- Queue Sizes must be configured.
- > The Queues may be protected by MPU to achieve freedom of interference between cores.
- > X-Signals may be configured to offer only a subset of possible cross core API services. Not configured API services are refused to be served.



- > The API error codes for cross core API services are extended.
 - Additional error codes for queue handling.
 - ▶ Additional error code if the requested service is refused to be served.
- > X-Signals can be configured to be synchronous or asynchronous.

	Synchronous X-Signal	Asynchronous X-Signal
Call behavior	After the cross core service API has been requested the requester core goes into active waiting loop and polls for the result from the server core (remote procedure call). Note: During active wait the interrupts are enabled.	After the cross core service API has been requested the requester core continues its own program execution.
Error signaling	Error handling is induced on the requester core immediately, if the polled API result is not E_OK.	Error handling is induced with the next X-Signal request on the requester core, if the result of the previously requested API is not E_OK. Note: Upon potential errors of the previously requested API the current application ID on sender and receiver side meanwhile may have changed.
AUTOSAR standard compliance	Compliant to the AUTOSAR Standard	Deviation to the AUTOSAR Standard

Table 3-2 Comparison between Synchronous and Asynchronous X-Signal



Note

Any cross core "getter" APIs e.g. GetTaskState() are always executed with a synchronous X-Signal.



Note

The sender core as well as the receiver core may cause protection violations. Protection error handling is performed on the core where the violation is detected.





Note

When a cross core API is induced by an X-Signal, all static error checks (e.g. validity of parameters) are done on the caller side.

All dynamic error checks (which depend on runtime states) are executed on the receiver side.



Caution

For correct X-Signal function it is essentially that a sender core of an X-Signal must have read access to the receiver core data structure. Especially if the data is mapped into core local RAM.

There are some platforms e.g. RH850 which does not grant cross core read access to core local RAM out of reset. Within such platforms it is the duty of the application to set up these cross core read accesses before the OS is started.

3.9.1.1 Notes on Synchronous X-Signals

The priority of the receiver ISR determines which other category 2 ISRs of one core may use cross core API services.

Additionally category 2 ISRs may only use cross core API services if they allow nesting.

The following table gives an overview.

Logical Priority	ISR Nesting	Synchronous Cross Core API Calls
ISR with higher priority than X-Signal priority	ISR nesting is allowed	Not allowed
ISR with higher priority than X-Signal priority	ISR nesting is disabled	Not allowed
X-Signal ISR priority	-	-
ISR with lower priority than X-Signal priority	ISR nesting is allowed	Allowed
ISR with lower priority than X-Signal priority	ISR nesting is disabled	Not allowed

Table 3-3 Priority of X-Signal receiver ISR



Caution

If the priority and nesting requirements from the previous table are not fulfilled there may be deadlocks within a multicore system!

3.9.1.2 Notes on Mixed Criticality Systems

MICROSAR OS checks application access rights on sender and on receiver side. This increases isolation of safety-critical parts in mixed criticality systems (e.g. protect a lockstep core from a non-lockstep core).



Consider that these application access checks are not performed for ShutdownAllCores(). Thus switching off the usage of ShutdownAllCores API for non-lockstep cores is recommended. This can be done within the X-Signal configuration.

3.9.2 Activation

X-Signals must be configured explicitly in a multi core environment. See chapter 4.5 for details.



3.10 Timing Hooks

3.10.1 Description

MICROSAR OS supports timing measurement and analysis by external tools. Therefor it provides timing hooks. Timing hooks inform the external tools about several events within the OS:

- Activation (arrival) of a task or ISR
 - ► These allow an external tool to trace all activations of task as well as further arrivals (e.g. setting of an event or the release of a semaphore with transfer to another task.
 - ► They allow external tools to visualize the arrivals and to measure the time between them in order to allow a schedule-ability analysis.
- Context switch
 - These allow external tools to trace all context switches from task to ISR and back as well as between tasks. So external tools may visualize the information or measure the execution time of tasks and ISRs.
- > Locking of interrupts, resources or spinlocks
 - ► These allow an external tool to trace locks. This is important as locking times of tasks and ISRs influence the execution of other tasks and ISRs. The kind of influence is different for different locks.

Within MICROSAR OS code the timing hooks are called. Additionally it provides empty hooks by default.

The application may decide to implement any of the hooks by itself. The empty OS default hook is then replaced by the application implemented hook.

3.10.2 Activation

An include header has to be specified in the attribute "OsTimingHooksIncludeHeader" located in the "OsDebug" container.

3.10.3 Usage

The timing hooks may be implemented in the configuration specified header. All available macros are introduced in chapter 5.2.12.



Caution

Within the timing hooks trusted access rights are active e.g. access rights to OS variables.





Note: Protection violations during Timing Hooks

If any protection violation occurs during any of the timing hooks the OS will always go into shutdown!

The return value of the ProtectionHook (e.g. PRO_TERMINATEAPPL) will be ignored and overwritten by the OS to PRO_SHUTDOWN.



3.11 Kernel Panic

If MICROSAR OS recognizes an inconsistent internal state it enters the kernel panic mode. In such cases, the OS does not know how to correctly continue execution. Even a regular shutdown cannot be reached. E.g.:

- > The protection hook itself causes errors
- The shutdown hook itself causes errors

MICROSAR OS goes into freeze as fast as possible

- 1. Disable all interrupts
- Inform the application about the kernel panic by calling the Os_PanicHook() (see 5.2.13)
- 3. Enter an endless loop



Caution

- > The OS cannot recover from kernel panic.
- > ProtectionHook() is not called
- > ErrorHook() is not called
- > There is no stack switch. The Os_PanicHook() runs on the current active stack



3.12 Generate callout stubs

3.12.1 Description

MICROSAR OS offers the feature to generate the function bodies of all configured OS hook functions (all global hooks and application specific hooks).

The function bodies are generated into the file "Os_Callout_Stubs.c".

3.12.2 Activation

The Configuration attribute "OsGenerateCalloutStubs" has to be set to TRUE.

3.12.3 Usage

Once the C-File has been generated it may be altered by the user. Code parts between certain special comments are permanent and won't get lost between two generation processes.

If a hook is switched off, the corresponding function body is also removed. But the user code (between the special comments) is preserved. Once the hook is switched on again, the preserved user code is also restored.



© 2017 Vector Informatik GmbH Version 2.12.0 103



3.13 Exception Context Manipulation

3.13.1 Description

MICROSAR OS offers the feature to read and modify the interrupted context in case of a hardware exception. This feature shall be applied in ProtectionHook in the combination with PRO_IGNORE_EXCEPTION as the return value. One typical use case for this feature is to recover from an ECC error in memory.

3.13.2 Usage

The following figure shows the usage of this feature.




Figure 3-3 Usage of manipulating exception context

Inside ProtectiohHook the user first needs to call Os_GetExceptionContext to read the previous context. Then the context may be investigated and modified according to user requirements. For instance, the program counter may be adapted to the instruction, which is to be executed directly after the exception. Note that the content of the context is depending on the platform. In general, the context contains all the processor registers and some other relevant information. More detailed information can be found in the static code, where the type Os_ExceptionContextType is defined. Finally the modified context can be written back via Os_SetExceptionContext. When ProtectionHook returns with PRO_IGNORE_EXCEPTION, the processor continues its execution with the manipulated context.



Note

Currently this feature is supported on PowerPC platform.



Caution



3.14.2.3 Category 0 ISRs before StartOS

There may be the need to activate and serve category 0 ISRs before the OS has been started.

The following sequence should be implemented:

- Call Os_InitMemory
- > Call Os_Init (within the function the basic interrupt controller settings are initialized e.g. priorities of interrupt sources).
- > Enable the interrupt sources of category 0 ISRs by directly manipulating the control registers in the interrupt controller.
- > Enable the interrupts by directly manipulating the global interrupt flag and / or current interrupt priority to allow the category 0 ISRs

3.14.2.4 Locations where category 0 ISRs are locked

Category 0 interrupts are disabled OS internally for very short times only.

The following list mentions the locations of these locks:

- Inside APIs that cause a context switch e.g. TerminateTask
- Partial termination due to exception handled by ProtectionHook
- On Interrupt, Exception and Trap entry and return
- OS initialization routines inside Os Init and StartOS

3.14.3 Notes on Category 0 ISRs



Expert Knowledge

On platforms which have no automatic stack switch upon interrupt request there will be no stack switch at all if a category 0 ISR occurs. Thus the stack consumption of a category 0 ISR should be added to all stacks which can be consumed by category 0 ISRs (see 2.3 for an overview).



Expert Knowledge

Category 0 ISRs are consuming timing protection budgets (execution budgets and locking times) of the interrupted Task or category 2 ISR





Note

Although the interrupt priorities are initialized by MICROSAR OS there is no API to enable or acknowledge category 0 ISRs. The interrupt control registers have to be accessed directly.



Caution

If the timing protection interrupt occurs during the runtime of a category 0 ISR, its execution (the timing protection violation handling/protection hook) is delayed until the category 0 ISR has finished.



Caution

MICROSAR OS does not allow OS API usage within category 0 ISRs.

If any OS API is called anyway, MICROSAR OS is not able to detect this and the called API may not work as expected.



Caution

Category 0 ISRs are always executed with trusted rights on supervisor level.



Caution

A category 0 ISR may never lower the interrupt priority of the CPU or the interrupt controller.



Caution

Category 0 ISRs may still occur in case of a shutdown of the OS or even in case the OS has entered the panic hook.

108





Caution

Be aware that a category 0 ISR will interrupt category 2 ISRs even if they are configured to be non-nestable!



Caution

If the owner application of a category 0 ISR is terminated for any reason, assigned category 0 ISRs are not disabled.



Caution

The macro "OS_ISR0" abstracts the appropriate compiler keyword for implementing the interrupt service routine. Thus the compiler generates code which safes and restore a subset of the general purpose registers.

In certain usecases e.g. usage of the FPU or nested interrupts it may require the user application to save and restore more registers.



4 Integration

4.1 Compiler Optimization Assumptions

MICROSAR OS makes the following assumptions for compiler optimization:

- Inlining of functions is active
- Not used functions are removed
- > If statements with a constant condition (due to configuration) are optimized

4.1.1 Compile Time

To shorten the compile time of the OS the following measures can be taken within the OS configuration:

Systems without active memory protection (SC1/SC2)	Set "OsGenerateMemMap" to "EMPTY"
Systems with memory protection (SC3/SC4)	Set "OsGenerateMemMap" to "COMPLETE" and "OsGenerateMemMapForThreads" to "FALSE"

4.2 Hardware Software Interfaces (HSI)

The following chapter describes the Hardware-Software Interface for the supported processor families of the MICROSAR OS.

The HSI describes all hardware registers which are used by the OS. Such registers must not be altered by user software.

Included within the HSI is the context of the OS. The context is the sum of all registers which are preserved upon a task switch and ISR execution.

Additionally platform specific characteristics of the OS are described here.

110



4.2.1 TriCore Aurix Family

4.2.1.1 Context

- ▶ A0-A15
- ▶ D0-D15
- PSW
- PCXI
- ▶ DPR0L, DPR0H



Note

The register A8 is exclusively used by the OS to hold the pointer to the current thread. Thus any addressing modes which would use A8 register are not possible.

4.2.1.2 Core Registers

- ▶ ICR
- SYSCON
- PCXI
- ► FCX
- ► LCX
- PSW
- ▶ PC
- DBGSR
- DPRxL, DPRxH
- CPRxL, CPRxH
- DPREx
- DPWEx
- CPXEx

4.2.1.3 Interrupt Registers

- ► INT SRC0 INTSRC255 (Aurix TC2xx)
- ► INT SRC0 INTSRC1023 (Aurix TC3xx)

4.2.1.4 GPT Registers

- ► T2, T3, T6
- ► T2CON, T3CON, T6CON



CAPREL

4.2.1.5 STM Registers

- ► TIM0, TIM5, TIM6
- CMCON
- CAP
- ► CMP0, CMP1

4.2.1.6 Aurix Special Characteristics

- ▶ The exception handler for trap class 1 is implemented by the OS
- ▶ The exception handler for trap class 6 is implemented by the OS



Caution

The TriCore Hardware enforces that a configured MPU region must be followed by at least 15 padding bytes before the next region may be started.

MICROSAR OS obey to this rule within the generated linker scripts. For other additional configured MPU regions the user has to take care to fulfill this requirement



Figure 4-1 Padding bytes between MPU regions





Caution

Due to MPU granularity all start addresses and end addresses of configured MPU regions must be a multiple of 8.

MICROSAR OS programs the MPU to grant access to the memory region between start address and end address.

- > Access to configured start address itself is granted
- > Access to configured end address is prohibited



Caution

MICROSAR OS does not use the System MPU to achieve freedom of interference between cores.

This has to be done by the application.

The system MPU has to be initialized by a lockstep core. It must not be accessed by non-lockstep cores.



Note

All stack sizes shall be configured to be a multiple of 8



Expert Knowledge

For proper context management exception handling the LCX should be initialized during startup code that it does not point to the last available CSA.

In this way some CSAs are reserved which can be used within the context exception handling for further function calls.





Caution with HighTec (GNU) Compiler

The interrupt vector table (used in BIV) and exception vector table (used in BTV) must be aligned manually in the user linker script.

The following example shows how the interrupt vector table (of Core0) can be included and aligned to a 0x2000 byte boundary:

The following example shows how the exception vector table (of Core0) can be included and aligned to a 0x100 byte boundary:

© 2017 Vector Informatik GmbH Version 2.12.0 113



PSW handling 4.2.1.7

PSW.RM bit handling	MICROSAR OS sets the rounding mode bits to 0 upon start of a thread.
PSW.S bit handling	MICROSAR OS sets the safety task identifier bit to 1 for trusted software parts and to 0 for non-trusted software parts.
PSW.IS bit handling	MICROSAR OS sets the interrupt stack bit to 1. Thus automatic hardware stack switch is not supported.
PSW.GW bit handling	MICROSAR OS sets the global address register write permission to 0. Write permission to A0, A1, A8 and A9 are not allowed.
PSW.CDE bit handling	MICROSAR OS sets the call depth enable bit to 1 upon start of a thread.
	Call depth counting is enabled.
PSW.CDC bits handling	MICROSAR OS sets the call depth counter to 1 upon start of a thread.



4.2.2 RH850 Family

4.2.2.1 Context

- ▶ R1 ... R31
- ▶ PC
- PSW
- ► PMR
- ▶ LP
- ▶ SP
- ▶ EIPC, EIPSW
- ▶ FPSR, FPEPC
- ASID
- ▶ MPLA0, MPUA0

4.2.2.2 Core Registers

- ▶ PC
- PSW
- ► PMR
- ▶ LP
- ▶ SP
- ASID
- SCCFG
- ▶ SCBP
- ► EIPC
- ► EIPSW
- ► EIWR
- ► FPSR
- ▶ FPEPC
- **▶** EBASE
- ► INTBP
- ▶ INTCFG
- ► CTPC
- ► EIIC
- ▶ FEIC



- ▶ FEPC
- ► FEPSW
- ► HTCFG0



Note

The register EIWR is exclusively used by the OS to hold the pointer to the current thread.

4.2.2.3 MPU Registers

- ► MPM
- MPRC
- ► MPLA0 ... MPLA15
- ► MPUA0 ... MPUA15
- ► MPAT0 ... MPAT15

4.2.2.4 INTC Registers

- ▶ EIC0 ... EIC511
- ▶ IBD0 ... IBD511
- ► FEINTFMSK0
- ► FEINTFMSK1

4.2.2.5 Inter Processor Interrupt Control Registers

- ▶ IPIR_CH0
- ▶ IPIR CH1
- ▶ IPIR CH2
- ▶ IPIR_CH3

4.2.2.6 Timer TAUJ Registers

- ► TAUJnCDR
- ▶ TAUJnCNT
- ► TAUJnCMUR
- ▶ TAUJnCSR
- TAUJnCSC
- TAUJnTE
- ► TAUJnTE0



- ► TAUJnTE1
- ► TAUJnTS
- ► TAUJnTS0
- ► TAUJnTS1
- ▶ TAUJnTT
- ► TAUJnTT0
- ► TAUJnTT1
- TAUJnTO
- ► TAUJnTO0
- ► TAUJnTO1
- TAUJnTOE
- ► TAUJnTOE0
- ► TAUJnTOE1
- ▶ TAUJnTOL
- ► TAUJnTOL0
- ► TAUJnTOL1
- TAUJnRDT
- ► TAUJnRDT0
- ► TAUJnRDT1
- ▶ TAUJnRSF
- ► TAUJnRSF0
- ► TAUJnRSF1
- ► TAUJnRSF2
- TAUJnCMOR
- ▶ TAUJnTPS
- ► TAUJnTPS0
- ▶ TAUJnBRS
- ► TAUJnBRS0
- ► TAUJnBRS1
- ▶ TAUJnTOM
- ► TAUJnTOM0



- ► TAUJnTOM1
- ▶ TAUJnTOC
- ► TAUJnTOC0
- ▶ TAUJnTOC1
- ▶ TAUJnRDE
- ► TAUJnRDE0
- ▶ TAUJnRDE1
- ► TAUJnRDM
- ► TAUJnRDM0
- ► TAUJnRDM1

4.2.2.7 Timer STM Registers

- ▶ STMnCKSEL
- STMnTS
- STMnTT
- ▶ STMnCSTR
- ▶ STMnSTR
- ▶ STMnSTC
- STMnIS
- STMnRM
- STMnCNT0L
- ► STMnCNT0H
- ► STMnCMP0AL
- ► STMnCMP0AH
- ▶ STMnCMP0BL
- ► STMnCMP0BH
- ► STMnCMP0CL
- STMnCMP0CH
- STMnCMP0DL
- ▶ STMnCMP0DH
- STMnCNT1
- STMnCMP1A



- ► STMnCMP1B
- ▶ STMnCMP1C
- ▶ STMnCMP1D
- ▶ STMnCNT2
- ► STMnCMP2A
- ▶ STMnCMP2B
- ▶ STMnCMP2C
- ▶ STMnCMP2D
- ► STMnCNT3
- ► STMnCMP3A
- ▶ STMnCMP3B
- ▶ STMnCMP3C
- ▶ STMnCMP3D

4.2.2.8 Timer OSTM Registers

- OSTMnCMP
- OSTMnCNT
- OSTMnTO
- ▶ OSTMnTOE
- OSTMnTE
- OSTMnTS
- OSTMnTT
- OSTMnCTL
- ▶ OSTMnEMU

4.2.2.9 RH850 Special Characteristics



Note

> The exception handler for TRAP1 (offset = 0x50) is implemented by the OS.





Note

In SC3 / SC4 systems

- > The exception handler for TRAP0 (offset = 0x40) is implemented by the OS.
- > The exception handler for MIP/MDP (offset = 0x90) is implemented by the OS.



Caution

The MPU in RH850 has a granularity of 4Byte. Each data section must have 4Byte address alignement.



Caution

Due to MPU granularity the start address of any configured MPU region must be a multiple of 4Byte.

The end address of any configured MPU region must be the address of the last valid Byte of the section.

MICROSAR OS programs the MPU to grant access to the memory region from start address and end address.



Note

All stack sizes shall be configured to be a multiple of 4



Note

Tiny data area (TDA) and zero data area (ZDA) addressing are not supported.



Note

For multicore-core derivatives, the stack used before StartOS should be linked into the respective core local RAM areas.



4.2.2.10 PSW Register Handling

PSW.EBV	MICROSAR OS sets PSW.EBV to 1 upon Os_Init().
PSW.UM	MICROSAR OS sets PSW.UM to 0 for trusted software parts and to 1 for non-trusted software parts.
PSW.NP	MICROSAR OS sets PSW.NP to 1 to disable FE level interrupts and to 0 to enable FE level interrupts.
PSW.ID	MICROSAR OS sets PSW.ID to 1 to disable EI level interrupts and to 0 to enable EI level interrupts.
PSW.CU0	MICROSAR OS sets PSW.CU0 to 1 in order to support FPU.

4.2.2.11 Instructions



Caution

> The instructions "trap 16" ... "trap 31" used for TRAP1 are exclusively used by the OS.



Caution

In SC3 / SC4 systems

- > The instructions "trap 0" ... "trap 15" used for TRAP0 are exclusively used by the OS.
- > The instruction "syscall" is not supported and therefore shall not be used.

4.2.2.12 Exception and Interrupt Cause Address



Note

The exception and interrupt cause address from EIPC and FEPC is stored in register CTPC when unhandled EIINT, unhandled SYSCALL, MIP/MDP exception (SC3/SC4) or unhandled core exception is reported.



4.2.3 Power PC Family

4.2.3.1 Context

- ▶ R2
- ▶ R13-R31
- ▶ PID
- ▶ SP
- ▶ PC
- ▶ LR
- MSR
- ▶ INTC_CPR[0|1|2]
- ► SPEFSCR⁵

4.2.3.2 Core Registers

- SPRG0, SPRG1
- ▶ SRR0, SRR1
- ▶ IVPR
- ▶ PIR
- SIR⁵
- ► IVOR0 35⁵

4.2.3.3 Interrupt Registers

- ► INTC_BCR⁵
- ► INTC_MCR⁵
- ▶ INTC_CPRn
- ▶ INTC_IACKRn
- ▶ INTC EOIRn
- ▶ INTC_SSCIRn
- ▶ INTC_PSRn

⁵ Only used if the register is available on hardware.



4.2.3.4 PIT Registers

- ▶ PIT_MCR
- ▶ PIT_LDVALn
- ▶ PIT CVALn
- ▶ PIT_TCTRLn
- ▶ PIT TFLGn

4.2.3.5 STM Registers

- ► STM_CR
- ▶ STM_CNT
- ▶ STM_CCRn
- ▶ STM CIRn
- ▶ STM CMPn

4.2.3.6 MPU Registers

Core MPU	System MPU
> CMPU_MAS0	> SMPU_CESR0
> CMPU_MAS1	> SMPU_RGDn_WRDn
> CMPU_MAS2	(number of used region words depends on
> CMPU_MAS3	system MPU hardware)
> CMPU MPU0CSR0	

4.2.3.7 SEMA4 Registers

► SEMA42 GATE0

4.2.3.8 MC_ME Registers

- ▶ MC_ME_MCTL
- ▶ MC_MC_CCTLn
- ▶ MC_ME_CADDRn

4.2.3.9 SSCM Registers

- SSCM DPMBOOT
- SSCM DPMKEY



4.2.3.10 Power PC Special Characteristics

- The exception handler for Machine check is implemented by the OS
- The exception handler for Data Storage is implemented by the OS
- ▶ The exception handler for Instruction Storage is implemented by the OS
- The exception handler for External Input is implemented by the OS
- ▶ The exception handler for Program is implemented by the OS
- The exception handler for System call is implemented by the OS



Note

The register SPRG0 is exclusively used by the OS to hold the identifier of the current thread.

The register SPRG1 is exclusively used by the OS to hold the address of the INTC CPR register.

The register SEMA42_GATE0 is exclusively used by the OS to provide mutual exclusion in multicore systems for spinlock handling.

Thus these registers must not be used otherwise.



Caution

Due to MPU granularity all start addresses of configured MPU regions for the SystemMPU must be a multiple of 32. The configured end addresses must be a multiple of 32 minus one byte.

MICROSAR OS programs the MPU to grant access to the memory region between start address and end address.

> Access to configured start address and end address itself is granted



Note

For the CoreMPU, no restrictions on start address and end address apply. MICROSAR OS programs the MPU to grant access to the memory region between start address and end address.

> Access to configured start address and end address itself is granted





Note

All stack sizes shall be configured to be a multiple of 8



Caution

MICROSAR OS assumes that Power PC multi core derivatives are booted as a master / slave system (as described in 2.15.4).



Note

For System MPU regions only the format FMT1 is supported to setting up the SMPUx_RGDn_WORD2.



Note

MICROSAR OS does not change the target chip mode of register MC_ME_MCTL. Furthermore, user software may change this register.



Caution

If the user software changes the target chip mode of register MC_ME_MCTL, it must ensure that all running cores are allowed to run in the new target chip mode by setting appropriate flags in MC_ME_CCTLn.



Note

Only 32-Bit GPR registers are saved during context switch.



4.2.3.11 Derivative Special Characteristics

The following table shows special characeristics of the MICROSAR OS for different Power PC derivative groups.

MPC564xL	> Only LS-Mode supported
MPC567xK	> Only LS-Mode supported
MPC577xC	> Stacks for physical core 0 need to be mapped to PRAMC_0
	> Stacks for physical core 0 need to be mapped to PRAMC_1

4.2.3.12 MSR Handling

MSR.SPV bit handling	MICROSAR OS sets the SPV bit to 1 upon start of a thread.
MSR.EE bit handling	MICROSAR OS sets the external interrupt enable bit to 0 for non- interruptible threads without TimingProtection supervision, and to 1 for interruptible or TimingProtection supervised threads.
MSR.PR bit handling	MICROSAR OS sets the problem state bit to 0 for trusted software parts and to 1 for non-trusted software parts.
MSR.ME bit handling	MICROSAR OS sets the machine check enable bit to 1. Asynchronous Machine Check interrupts are enabled.
MSR remaining bits handling	MICROSAR OS sets all other MSR bits to 0 upon start of a thread.



4.2.4 ARM Family

4.2.4.1 Cortex-R derivatives



Cortex-R Limitations

MICROSAR OS does not support the configuration of ISRs with parameter OsIsrEnableNesting = TRUE in combination with timing protection (SC2 or SC4).

4.2.4.1.1 Generic Cortex-R

Context Registers	> R4-R11 > PC
	> LR
	> SP
	> PSR
	1010
Core Registers	> SCTLR
	> TPIDRURO
MPU Registers	> DRBAR
	> DRSR
	> DRACR
	> RGNR



4.2.4.1.2 Traveo Family

Context Registers Core Registers	> R4-R11 > PC > LR > SP > PSR > IRQPLM > SCTLR
MPU Registers	TPIDRURODRBARDRSRDRACRRGNR
Bootrom Registers	 UNLOCK CNFG UNDEFINACT SVCINACT PABORTINACT DABORTINACT
INTC Registers	 NMIST IRQST NMIVAn IRQVAn NMIPLn IRQPLn NMIS NMIR IRQSn IRQRn IRQCESn IRQCERn NMIHC IRQHC UNLOCK
FRT Registers	> TCDT > TCCS > TCCSC > TCCSS
Output Compare Registers	> OCCP0, OCCP1 > OCS







4.2.4.1.3 Ultrascale Family

Context Registers	> R4-R11	
	> PC	
	> LR	
	> SP	
	> PSR	
	> ICCPMR	
Core Registers	> SCTLR	
	> TPIDRURO	
MPU Registers	> DRBAR	
	> DRSR	
	> DRACR	
	> RGNR	
INTC Registers	> ICCICR	
	> ICCBPR	
	> ICCIAR	
	> ICCEOIR	
	> ICDDCR	
	> ICDISRn	
	> ICDISERn	
	> ICDICERn	
	> ICDISPRn	
	> ICDICPRn	
	> ICDIPRn	
	> ICDIPTRn	
	> ICDSGIR	
TTC Registers	> Clock_Control	
	> Counter_Control	
	> Counter_Value	
	> Interval_Counter	
	> Match_1_Counter	
	> Match_2_Counter	
	> Match_3_Counter	
	> Interrupt_Register	
	> Interrupt_Enable	
	> Event_Control_Timer	
	> Event_Register	



4.2.4.1.4 TI AR 16xx

Context Registers	> R4-R11
	> PC
	> LR
	> SP
	> PSR
Core Registers	> SCTLR
	> TPIDRURO
MPU Registers	> DRBAR
	> DRSR
	> DRACR
	> RGNR
INTC Registers	> FIRQPR
	> CHANNCTRL
	> REQENASET
	> REQENACLR
	> INTREQ
RTI Registers	> Global Control
	> Timebase Control
	> Capture Control
	> Compare Control
	> Counter 0/1
	> Up Counter 0/1
	> Compare Up Counter 0/1
	> Capture Free Running Counter 0/1
	> Capture Up Counter 0/1
	> Compare 0/1/2/3
	> Update Compare 0/1/2/3
	> Timebase Low Compare
	> Timebase High Compare
	> Set Interrupt Enable
	> Clear Interrupt Enable
	> Interrupt Flag
Software Interrupt Registers	> MSS_RCM_SWIRQA
	> MSS_RCM_SWIRQB
	> MSS_RCM_SWIRQC



Renesas R-Car H3 (Cortex-R7) 4.2.4.1.5

Context Registers Core Registers	> R4-R11 > PC > LR > SP > PSR > ICCPMR > SCTLR
MPU Registers	> TPIDRURO > DRBAR > DRSR > DRACR > RGNR
Core GIC Registers	> ICCICR > ICCPMR > ICCBPR > ICCIAR > ICCEOIR > ICCEOIR > ICCHPIR > ICCHPIR > ICCIIDR > ICDDCR > ICDICTR > ICDICTR > ICDICERn > ICDISERn > ICDICERn > ICDICPRn > ICDICFRn > PPISR > SPISRn > ICDSGIR > PIDR0 PIDR4 > CIDR0 CIDR3
INTC-RT Registers	 GICC_CTLR GICC_PMR GICC_BPR GICC_IAR GICC_EOIR GICC_RPR GICC_HPPIR GICC_ABPR GICC_AIAR



	> GICC_AEOIR
	> GICC_AHPPIR
	> GICC_APR0
	> GICC_NSAPR0
	> GICC_IIDR
	> GICC_DIR
	> GICD_CTLR
	> GICD_TYPER
	> GICD_IIDR
	> GICD_IGROUPRn
	> GICD_ISENABLERn
	> GICD_ICENABLERn
	> GICD_ISPENDRn
	> GICD_ICPENDRn
	> GICD_ISACTIVERn
	> GICD_ICACTIVERn
	> GICD_IPRIORITYRn
	> GICD_ITARGETSRn
	> GICD_ICFGRn
	> GICD_PPISR
	> GICD_SPISRn
	> GICD_SGIR
	> GICD_CPENDSGIRn
	> GICD_SPENDSGIRn
	> GICD_PIDR0 GICD_PIDR7
	> GICD_CIDR0 GICD_CIDR3
Timer Unit (TMU)	> TSTRm (m = 0 4)
Registers	> TCORn (n = 0 14)
	> TCNTn (n = 0 14)
	> TCRn (n = 0 14)



4.2.4.2 Cortex-A derivatives

	Generic Cortex-A	iMX6 Family
Context Registers	> R4-R11 > PC > LR > SP > PSR	
Core Registers	> SCTLR > VBAR	
INTC Registers		 ICCICR ICCBPR ICCIAR ICCEOIR ICDDCR ICDISRn ICDISERn ICDICERn ICDICERn ICDISPRn ICDICPRn ICDICPRn ICDIPRn ICCPMR ICDIPTRn ICDSGIR



4.2.4.3 **Cortex-M derivatives**

Generic Cortex-M 4.2.4.3.1

Context Registers	> R4-R11
	> PC
	> LR
	> SP
	> PSR
	> CONTROL
	> BASEPRI
Core Registers	> MPIDR
	> PRIMASK
	> FAULTMASK
	> CCR
	> SHPR1
	> SHPR2
	> SHPR3
	> SHCSR
	> SYST_CSR
	> SYST_RVR
	> SYST_CVR
	> SYST_CALIB
Core MPU	> MPU_TYPE
Registers	> MPU_CTRL
(Optional)	> MPU_RNR
	> MPU_RBAR
	> MPU_RASR
INTC Registers	> SHPR
intro resgistore	> NVIC_ISER
	> NVIC_ICER
	> NVIC_ISPR
	> NVIC_ICPR
	> NVIC_IABR
	> NVIC_IABIX > NVIC_IPR
	> ICSR
	> VTOR
	> STIR



4.2.4.3.2 ATSAMv7x Family

Context Registers	 R4-R11 PC LR SP PSR CONTROL BASEPRI
Core Registers	 MPIDR PRIMASK FAULTMASK CCR SHPR1 SHPR2 SHPR3 SHCSR SYST_CSR SYST_CSR SYST_CVR SYST_CVR SYST_CALIB
Core MPU Registers	MPU_TYPEMPU_CTRLMPU_RNRMPU_RBARMPU_RASR
INTC Registers	 SHPR NVIC_ISER NVIC_ICER NVIC_ISPR NVIC_ICPR NVIC_IABR NVIC_IPR ICSR VTOR STIR
RTT Registers	> RTT_MR > RTT_SR > RTT_AR > RTT_VR



4.2.4.3.3 S32K14x Family

	,
Context Registers	 R4-R11 PC LR SP PSR CONTROL BASEPRI
Core Registers	 MPIDR PRIMASK FAULTMASK CCR SHPR1 SHPR2 SHPR3 SHCSR SYST_CSR SYST_CSR SYST_CVR SYST_CVR SYST_CALIB
System MPU Registers	 SMPU_CESR SMPU_RGDn_WORD0 SMPU_RGDn_WORD1 SMPU_RGDn_WORD2 SMPU_RGDn_WORD3 SMPU_RGDAAC0
INTC Registers	 SHPR NVIC_ISER NVIC_ICER NVIC_ISPR NVIC_ICPR NVIC_IABR NVIC_IPR ICSR VTOR STIR



4.2.4.3.4 TDA2x

Context Registers	 R4-R11 PC LR SP PSR CONTROL BASEPRI
Core Registers	 MPIDR PRIMASK FAULTMASK CCR SHPR1 SHPR2 SHPR3 SHCSR SYST_CSR SYST_CSR SYST_CVR SYST_CVR SYST_CALIB
INTC Registers	 SHPR NVIC_ISER NVIC_ICER NVIC_ISPR NVIC_ICPR NVIC_IABR NVIC_IPR ICSR VTOR STIR
IPU Registers	CORTEXM4_CTRL_REGCORTEXM4_RW_PID1
Spinlock Registers	SPINLOCK_SYSCONFIGSPINLOCK_SYSTATUSSPINLOCK_LOCK_REG_0



4.2.4.4 ARM Special Characteristics

- The exception handler for Supervisor Call is implemented by the OS
- ▶ The exception handler for Undefined Instruction is implemented by the OS
- The exception handler for Prefetch Abort is implemented by the OS
- The exception handler for Data Abort is implemented by the OS



Caution

Due to MPU hardware restriction the sizes of MPU regions and stack sizes must be configured with power of 2 values.



Caution

The MPU configuration must not contain the regions with the number higher than the number of available MPU regions minus 2. One region with the highest number is always reserved for the stack protection.

E.g. if 16 regions are available, only the region numbers from 0 to 14 (inclusive) are allowed.



Caution with UltraScale derivatives

The exception vector table of each core must be located in tightly coupled RAM memory at address 0x0.

Either the debugger or the startup code has to copy the exception vector table from ROM section "OS EXCVEC CORE<core ID> CODE" to address 0x0.

During OS startup OS code assumes that the exception vector table has already been copied.



Caution with S32K derivatives

Region 0 of the System MPU is reserved for debugging functionality and could not be written by the core. This region is not available for user configuration.





Caution with Cortex-M derivatives exception vector table address

To avoid memory violations directly after boot phase, the exception vector table has to be linked correctly (derivative specific) by the user linker script.

e.g. ATSAMv7 Derivative expects that section OS_INTVEC_CORE<core ID>_CODE is linked to address 0x00400000 (first available internal flash address).

i

Limitations in TI derivatives with VIM interrupt controller

MICROSAR OS has limited interrupt priority support because VIM interrupt controllers do not provide interrupt priority levels:

- Category 1 ISRs can interrupt category 2 ISRs, but ISRs of the same category cannot interrupt each other.
- Interrupt resources disable all category 2 ISRs.



Caution with GCC compiler

If the feature "Stack Usage Measurement" is activated and one of the OS stacks (managed by the OS) is applied before calling Os_Init, then the optimization option tree-loop-distribute-patterns needs to be disabled.



Note for Cortex-M derivatives with GCC compiler

The interrupt vector tables are in the sections with the name "<Core_Name>_VectorTable_Section". These sections need to be 128 bytes aligned.



Caution with TDA2x derivatives

MICROSAR OS expects that register CORTEXM4_RW_PID1 is initialized with the physical core id, before starting.



4.3 Memory Mapping Concept

MICROSAR OS uses the AUTOSAR MemMap mechanism to locate its own variables but also application variables.



Note

To use the OS memory mapping concept within the AUTOSAR MemMap mechanism the generated OS file "Os_MemMap.h" has to be included into "MemMap.h".

It should be included after the inclusion of the MemMap headers of all other basic software components.

4.3.1 Provided MemMap Section Specifiers

MICROSAR OS uses and specifies section specifiers as described in the AUTOSAR specification of memory mapping. All section specifiers have one of the following forms:

OS_START_SEC_<SectionType>[_<InitPolicy>][_<Alignment>]

OS_STOP_SEC_<SectionType>[_<InitPolicy>][_<Alignment>]



Note

Due to clarity and understanding this chapter does only refer to section specifiers that shall be handled by the application.

The OS internally used section specifiers are not listed here.

SectionType	InitPolicy	Alignment
<callout>_CODE</callout>	-	-
NONAUTOSAR_CORE <core id="">_CONST</core>	-	UNSPECIFIED
NONAUTOSAR_CORE <core id="">_VAR</core>	NOINIT	UNSPECIFIED
<applicationname>_VAR</applicationname>	- NOINIT ZERO_INIT	BOOLEAN 8BIT 16BIT 32BIT UNSPECIFIED
<applicationname>_VAR_FAST</applicationname>	- NOINIT	BOOLEAN 8BIT 16BIT 32BIT UNSPECIFIED
<applicationname>_VAR_NOCACHE</applicationname>	- NOINIT	BOOLEAN 8BIT



	ZERO_INIT	16BIT 32BIT UNSPECIFIED
<applicationname>_CONST</applicationname>	-	BOOLEAN 8BIT 16BIT 32BIT UNSPECIFIED
<applicationname>CONST_FAST</applicationname>	-	BOOLEAN 8BIT 16BIT 32BIT UNSPECIFIED

SectionType	InitPolicy	Alignment
<task isrname="">_VAR</task>	- NOINIT ZERO_INIT	BOOLEAN 8BIT 16BIT 32BIT UNSPECIFIED
<task isrname="">_VAR_FAST</task>	- NOINIT ZERO_INIT	BOOLEAN 8BIT 16BIT 32BIT UNSPECIFIED
<task isrname="">_CONST</task>	-	BOOLEAN 8BIT 16BIT 32BIT UNSPECIFIED
<task isrname="">_CONST_FAST</task>	-	BOOLEAN 8BIT 16BIT 32BIT UNSPECIFIED

SectionType	InitPolicy	Alignment
GLOBALSHARED_VAR	-	BOOLEAN
	NOINIT	8BIT
	ZERO_INIT	16BIT
		32BIT
		UNSPECIFIED



GLOBALSHARED_VAR_FAST	- NOINIT ZERO_INIT	BOOLEAN 8BIT 16BIT 32BIT UNSPECIFIED
GLOBALSHARED_VAR_NOCACHE	- NOINIT ZERO_INIT	BOOLEAN 8BIT 16BIT 32BIT UNSPECIFIED
GLOBALSHARED_CONST	-	BOOLEAN 8BIT 16BIT 32BIT UNSPECIFIED
GLOBALSHARED_CONST_FAST	-	BOOLEAN 8BIT 16BIT 32BIT UNSPECIFIED
APPSHARED_0X <application bitmask="">_VAR_NOCACHE</application>	NOINIT	UNSPECIFIED
CORESHARED_0X <core bitmask="">_VAR_NOCACHE</core>	NOINIT	UNSPECIFIED

Table 4-1 Provided MemMap Section Specifiers



Note

The < application bitmask >: Is a bitmask that specifes all OS applications which are sharing the section.



Note

The < core bitmask >: Is a bitmask that specifes all cores which are sharing the section.



4.3.1.1 Usage of MemMap Macros

This code snippet puts the user variable into an OS application section.

4.3.1.2 Resulting sections

The usage df∕l \$.□



SectionType	Content / Description
OS_CONST	> OS constant data
OS_CONST_FAST	> OS constant data for fast memory
OS_INTVEC_CONST	> Interrupt vector table in case the system needs one generic vector table for all cores
OS_CORE <core id="">_CONST</core>	> OS constant data related to one specific core
OS_CORE <core id="">_CONST_FAST</core>	> OS constant data related to one specific for fast memory
OS_INTVEC_CORE <core id="">_CONST</core>	> Interrupt vector table of one specific core
OS_EXCVEC_CORE <core id="">_CONST</core>	> Exception vector table of one core
OS_NONAUTOSAR_CORE <core id="">_CONST</core>	> OS constant data of a non-AUTOSAR core
OS_NONAUTOSAR_CORE <core id="">_CONST_FAST</core>	OS constant data of a non-AUTOSAR core with shord addressing
OS_GLOBALSHARED_CONST	 Constants which shall be shared among core boundaries
OS_GLOBALSHARED_CONST_FAST	Constants which shall be shared among core boundaries and which use short addressing accesses (e.g. by base address pointer)
OS_ <task isrname="">_CONST</task>	> Thread specific constants
OS_ <task isrname="">_CONST_FAST</task>	> Thread specific constants which use short addressing accesses (e.g. by base address pointer)
OS_ <applicationname>_CONST</applicationname>	> Application specific constants
OS_ <applicationname>_CONST_FAST</applicationname>	 Application specific constants which use short addressing accesses (e.g. by base address pointer)

Table 4-4 MemMap Const Sections Descriptions



Note

The MPU may be set up to grant read access to const sections from all runtime contexts (trusted and non-trusted)

Section	
	Content
OS_VAR_NOCACHE	OS global variables. All cores may



OS_VAR_NOCACHE_NOINIT OS_VAR_FAST_NOCACHE OS_VAR_FAST_NOCACHE_NOINIT	have to access these variables.
OS_CORE <core id="">_VAR OS_CORE<core id="">_VAR_FAST OS_CORE<core id="">_VAR_NOINIT OS_CORE<core id="">_VAR_FAST_NOINIT OS_CORE<core id="">_VAR_NOCACHE OS_CORE<core id="">_VAR_FAST_NOCACHE OS_CORE<core id="">_VAR_NOCACHE_NOINIT OS_CORE<core id="">_VAR_NOCACHE_NOINIT</core></core></core></core></core></core></core></core>	OS core local variables. These variables are never accessed from foreign cores.
OS_PUBLIC_CORE <core id="">_VAR_NOINIT OS_PUBLIC_CORE<core id="">_VAR_FAST_NOINIT</core></core>	OS core local variables. These variables may also be accessed from foreign cores
OS_APPSHARED_0X <application bitmask="">_VAR_NOCACHE_NOINIT</application>	OS optimized spinlock variables. Only OS applications specified by <application bitmask=""> have access to them.</application>
OS_CORESHARED_0X <core bitmask>_VAR_NOCACHE_NOINIT</core 	OS Standard/Optimized spinlock variables. IOC data structures. All cores wich are specified by <core bitmask=""> have access to them.</core>
OS_NONAUTOSAR_CORE <core id="">_VAR OS_NONAUTOSAR_CORE<core id="">_VAR_FAST OS_NONAUTOSAR_CORE<core id="">_VAR_NOINIT OS_NONAUTOSAR_CORE<core id="">_VAR_FAST_NOINIT</core></core></core></core>	User core local variables of non- AUTOSAR cores. Access to these from foreign cores may be allowed.

Section	Content
OS_GLOBALSHARED_VAR	User global shared variables. All
OS_GLOBALSHARED_VAR_FAST	cores have access to them.
OS_GLOBALSHARED_VAR_NOINIT	
OS_GLOBALSHARED_VAR_FAST_NOINIT	
OS_GLOBALSHARED_VAR_ZERO_INIT	
OS_GLOBALSHARED_VAR_NOCACHE	
OS_GLOBALSHARED_VAR_FAST_NOCACHE	



OS_GLOBALSHARED_VAR_NOCACHE_NOINIT	
OS_GLOBALSHARED_VAR_FAST_NOCACHE_NOINIT	
OS_GLOBALSHARED_VAR_NOCACHE_ZERO_INIT	
OS_ <applicationname>_VAR</applicationname>	User application private variables.
OS_ <applicationname>_VAR_FAST</applicationname>	Only application members and
OS_ <applicationname>_VAR_NOINIT</applicationname>	other trusted software may have access to them.
OS_ <applicationname>_VAR_FAST_NOINIT</applicationname>	
OS_ <applicationname>_VAR_FAST_ZERO_INIT</applicationname>	
OS_ <applicationname>_VAR_NOCACHE</applicationname>	
OS_ <applicationname>_VAR_FAST_NOCACHE</applicationname>	
OS_ <applicationname>_VAR_NOCACHE_NOINIT</applicationname>	
OS_ <applicationname>_VAR_FAST_NOCACHE_NOINIT</applicationname>	
OS_ <applicationname>_VAR_NOCACHE_ZERO_INIT</applicationname>	



Section	Content
OS_ <task isrname="">_VAR</task>	User thread private
OS_ <task isrname="">_VAR_FAST</task>	variables. Only the owning thread and other trusted
OS_ <task isrname="">_VAR_NOINIT</task>	software may have
OS_ <task isrname="">_VAR_FAST_NOINIT</task>	access to them
OS_ <task isrname="">_VAR_ZERO_INIT</task>	
OS_BARRIER_CORE <core id="">_VAR_NOCACHE_NOINIT</core>	OS synchronization
OS_BARRIER_CORE <core id="">_VAR_FAST_NOCACHE_NOINIT</core>	barriers. Only the OS must have access to them. They will be accessed from all cores
OS_CORESTATUS_CORE <core id="">_VAR_ NOCACHE_NOINIT</core>	Startup state of each
OS_CORESTATUS_CORE <core id="">_VAR_FAST_NOCACHE_NOINIT</core>	physical core. Only the OS must have access to them. They will be written by the master core and the owning core itself, and read from all cores.

MemMap Variable Sections Descriptions Table 4-5



The resulting sections for stacks are generated in dependency of the configuration attribute "/MICROSAR/Os/OsOS/OsGenerateMemMap".

OsGenerateMemMap	Section	Content
USERCODE_AND_STAC KS_GROUPED_PER_C ORE	OS_STACK_CORE <core id="">_VAR_NOINIT</core>	Contains all stacks of one core. Only the current running software has access to the stack. Software which runs on a foreign core must not have access to it.
COMPLETE	OS_STACK_ <stackname>_VAR_NOINIT</stackname>	Contains one OS stack. Only the current running software has access to the stack. Software which runs on a foreign core must not have access to it.

Table 4-6 MemMap Variable Stack Sections Descriptions



Notes

Sections which contain the keyword "FAST" are intended to be linked into fast RAM. Sections which contain the keyword "NOCACHE" must never be linked into cacheable memory.

Sections which contain the keyword "NOINIT" contain non-initialized variables. Sections which contain the keyword "ZERO_INIT" contain zero initialized variables.



4.3.1.3 Access Rights to Variable Sections

The table shows the recommended access rights to the sections.

Section	Local Core Trusted	Local core non trusted	Foreign core trusted	Foreign core non trusted
OS_VAR_NOCACHE				
OS_VAR_NOCACHE_NOINIT	RW	RO	RW	RO
OS_VAR_FAST_NOCACHE				1.0
OS_VAR_FAST_NOCACHE_NOINIT				
OS_CORE <core id="">_VAR</core>	_			
OS_CORE <core id="">_VAR_FAST</core>	_			
OS_CORE <core id="">_VAR_NOINIT</core>	_			
OS_CORE <core id="">_VAR_FAST_NOINIT</core>	RW	RO	RO	RO
OS_CORE <core id="">_VAR_NOCACHE</core>	1200	KO	KO	NO
OS_CORE <core id="">_VAR_FAST_NOCACHE</core>				
OS_CORE <core id="">_VAR_NOCACHE_NOINIT</core>				
OS_CORE <core id="">_VAR_FAST_NOCACHE_NOINIT</core>				
OS_PUBLIC_CORE <core id="">_VAR_NOINIT</core>	RW	RO	RW	RO
OS_PUBLIC_CORE <core id="">_VAR_FAST_NOINIT</core>	IXVV	NO	IXVV	NO
OS_NONAUTOSAR_CORE <core id="">_VAR</core>				
OS_NONAUTOSAR_CORE <core id="">_VAR_FAST</core>	RW	RO	RW	RO
OS_NONAUTOSAR_CORE <core id="">_VAR_NOINIT</core>	KVV	RO	TVV	KO
OS_NONAUTOSAR_CORE <core id="">_VAR_FAST_NOINIT</core>				
OS_GLOBALSHARED_VAR				
OS_GLOBALSHARED_VAR_FAST				
OS_GLOBALSHARED_VAR_NOINIT				
OS_GLOBALSHARED_VAR_FAST_NOINIT		A/ D\A/	DW	RW
OS_GLOBALSHARED_VAR_ZERO_INIT	RW			
OS_GLOBALSHARED_VAR_NOCACHE	IZ V V	RW	RW	ĽΛΛΛ
OS_GLOBALSHARED_VAR_FAST_NOCACHE				
OS_GLOBALSHARED_VAR_NOCACHE_NOINIT				
OS_GLOBALSHARED_VAR_FAST_NOCACHE_NOINIT				
OS_GLOBALSHARED_VAR_NOCACHE_ZERO_INIT				



Section	Local Core Trusted	Local core non trusted	Foreign core trusted	Foreign core non trusted
OS_ <applicationname>_VAR</applicationname>				
OS_ <applicationname>_VAR_FAST</applicationname>				
OS_ <applicationname>_VAR_NOINIT</applicationname>				RO
OS_ <applicationname>_VAR_FAST_NOINIT</applicationname>				
OS_ <applicationname>_VAR_FAST_ZERO_INIT</applicationname>	RW	V RW	RW	
OS_ <applicationname>_VAR_NOCACHE</applicationname>				
OS_ <applicationname>_VAR_FAST_NOCACHE</applicationname>	-			
OS_ <applicationname>_VAR_NOCACHE_NOINIT</applicationname>	-			
OS_ <applicationname>_VAR_FAST_NOCACHE_NOINIT</applicationname>				
OS_ <applicationname>_VAR_NOCACHE_ZERO_INIT</applicationname>				
OS_ <task isrname="">_VAR</task>	-			
OS_ <task isrname="">_VAR_FAST</task>	-			
OS_ <task isrname="">_VAR_NOINIT</task>	RW	RW	RW	RO
OS_ <task isrname="">_VAR_FAST_NOINIT</task>				
OS_ <task isrname="">_VAR_ZERO_INIT</task>				
OS_BARRIER_CORE <core id="">_VAR_NOCACHE_NOINIT</core>	RW	RO	RW	RO
OS_BARRIER_CORE <core id="">_VAR_FAST_NOCACHE_NOINIT</core>	1200	110	1 ()	110
OS_CORESTATUS_CORE <core id="">_VAR_ NOCACHE_NOINIT</core>				
OS_CORESTATUS_CORE <core id="">_VAR_FAST_NOCACHE_NOINIT</core>	RW	RO	RW	RO

Table 4-7 Recommended Section Access Rights



Note

The access to the stack section is handled completely by MICROSAR OS



Note

The table is only valid for cores which have the same diagnostic level. Cores with a lower diagnostic level must never interact with data from a core with a higher diagnostic level.



4.3.1.4 Access Rights to Shared Data Sections

Section	Access Rights
OS_APPSHARED_0X <application bitmask="">_VAR_NOCACHE_NOINIT</application>	Only applications which are specified by the <application bitmask=""> shall have read / write access. The bitmasks of applications may be looked up in "Os_Types_Lcfg.h" > "ApplicationType"</application>
OS_CORESHARED_0X <core bitmask="">_VAR_NOCACHE_NOINIT</core>	Only cores which are specified by the <core bitmask=""> shall have read / write access. The bitmasks of cores may be looked up in "Os_Hal_Lcfg.h" > "CoreIdType"</core>

Table 4-8 Recommended Spinlock Section Access Rights

4.3.2 Link Sections

Once variables have been put into OS sections (by usage of the section specifiers described in 4.3.1.1) the sections would have to be linked.

Therefore MICROSAR OS generates linker command files which utilize the linkage of those sections.

Linker Command Filename	Content
Os_Link_ <core>.<filesuffix></filesuffix></core>	All data and code sections which are bound to a core
Os_Link. <filesuffix></filesuffix>	All data and code sections which are global
Os_Link_ <core>_Stacks.<filesuffix></filesuffix></core>	all stacks of a core

Table 4-9 List of Generated Linker Command Files




Note

<Core> is the logical core ID

<FileSuffix> is the suffix for linker command files. It depends on the used compiler.

4.3.2.1 Pre-Process Linker Command Files

The generated linker command files uses C pre-processor statements. Some Linkers don't understand pre-processor statements. These Linkers require a pre-processing step on the linker command files.





4.3.2.2 Simple Linker Defines

The following defines are used to select groups of OS sections from the linker command files.

Select OS code	OS_LINK_CODE
Select an interrupt vector table	OS_LINK_INTVEC_CODE
Select an exception vector table	OS_LINK_EXCVEC_CODE
Select user callouts (Tasks, ISRs, Hooks)	OS_LINK_CALLOUT_CODE
Select constants related to an interrupt vector table	OS_LINK_INTVEC_CONST
Select constants related to an exception vector table	OS_LINK_EXCVEC_CONST
Select OS stacks	OS_LINK_KERNEL_STACKS



```
Example
(W[ TQVS QV MK KWLM(
(W T K 86 (
```

Selects the interrupt vector table from the included linker command file for linking.

4.3.2.3 Hierachical Linker Defines

The linker command files are intended to be included into a main linker command file. Single sections or group of sections can be selected for linkage by usage of C-like defines. This mechanism is similar to the MemMap mechanism of AUTOSAR.

The linker defines of MICROSAR OS uses a hierarchical syntax.

The more one walks down in the hierarchy the less sections are selected.



Note

Once one have made the decision for a specific hierarchical level one will have to stick to this level throughout the linker defines group. Otherwise there may be multiple section definitions.

4.3.2.4 Selecting OS constants

These are hierarchical linker defines

Prefix	Optional Hierarchy level 1
OS_LINK_CONST_KERNEL	_NEAR
	_FAR

Table 4-10 OS constants linker define group





Ê

```
Example
(W[ TQVS KWV[ SM VMT VMI (
    (W T K 86 (
```

Selects all near addressable OS constants only.

4.3.2.5 Selecting OS variables

These are hierarchical linker defines

Prefix	Optional Hierarchy level 1	Optional Hierarchy level 2	Optional Hierarchy level 3
OS_LINK_VAR_KERNEL	_NEAR	_CACHE	_INIT
	_FAR	_NOCACHE	_NOINIT

Table 4-11 OS variables linker define group

```
Example

( W[ TQVS I SM VMT VMI KIKPM(
 (W T K 86 (

Selects all OS variables which are near addressable and cacheable.
```

© 2017 Vector Informatik GmbH Version 2.12.0 154



Selecting special OS Variables 4.3.2.6

These are hierarchical linker defines



4.3.2.7 Selecting User Constant Sections

These are hierarchical linker defines

Prefix	Optional Hierarchy level 1	Owner Name	Optional Hierarchy level 2
OS_LINK_CONST	_APP	<owner name=""></owner>	
	_TASK		_NEAR
	_ISR		_FAR
	_GLOBALSHARED		

Table 4-13 User constants linker define group



Selects all constants which belong to the OS application ApplicationName



Selects all constants which belong to the ISR <ISRName> which have far addressing



4.3.2.8 Selecting User Variable Sections

These are hierarchical linker defines

Prefix	Optional Hierarchy level 1	Owner Name	Optional Hierarchy level 2	Optional Hierarchy level 3	Optional Hierarchy level 4
OS_LINK_VAR	_APP TASK	<owner name=""></owner>	NEAD	CACHE	_INIT
	_ISR	-	_NEAR _FAR	_NOCACHE	_NOINIT ZEROINIT
	_GLOBALSHARED				_ZEIXOINII

Table 4-14 User variables linker define group

```
Example
(W[ TQVS I IXX DI V F(

(
```





Selects all variables which belong to the OS application ApplicationName which have far addressing, are cacheable and are initialized



4.3.3 Section Symbols

The linker command files described in 4.3.2 also generate section start and stop symbols which may be used to configure start and end addresses of MPU region objects or access check region objects.

These have the syntax

OS_<SectionType>_START

OS <SectionType> END



Example

OS_MyAppl_VAR_FAST_START
OS_MyAppl_VAR_FAST_END



Note

For ARM compiler, the OS generator will not generate section start and stop symbols. However, the ARM linker will provide region-related symbols with special patterns (e.g.: Image\$\$region_name\$\$Base or Load\$\$region_name\$\$Base), which can be used to configure start and end addresses of MPU region objects or access check region objects. Detailed information about the region-related symbols can be found in the user guide of the ARM compiler.

4.4 Static Code Analysis



Note

When running tools for static code analysis (e.g. MISRA, MSSV), the pre-processor definition OS_STATIC_CODE_ANALYSIS has to be set during analysis. It switches off compiler specific keywords and inline assembler parts. Typically code analysis tools cannot deal with such code parts.



4.5 Configuration of X-Signals

This chapter describes how X-Signals are configured for cross core API calls.

- 1. Add an "OsCoreXSignalChannel" to an "OsCore" object. This core will be the sender of the X-Signal.
- 2. Specify the queue size of the channel with the "OsCoreXSignalChannelSize" attribute.
- 3. Add an X-Signal receiver ISR. It must be of category 2.
- Assign this ISR to be the X-Signal receiver "OsCore/OsCoreXSignalChannelReceiverIsr".
- 5. Configure an appropriate interrupt priority for the receiver ISR (see the following chapters for details on your used platform). The configured priority must follow the rules listed in Table 3-3.
- 6. Choose an appropriate interrupt source for the receiver ISR (see the following chapters for details on your used platform).
- 7. Add the "OsIsrXSignalReceiver" to the receiver ISR and select the provided APIs (callable from the sender core) with the "OsIsrXSignalReceiverProvidedApis" attribute.



Note

The DaVinci Configurator provides solving actions which support the correct configuration of X-signals.

4.5.1 TriCore Aurix Family

Logical Priority	A low number for OslsrInterruptPriority attribute means a low logical priority
X-Signal ISR Interrupt Priority	Beside the rules listed in Table 3-3 the OslsrInterruptPriority can be chosen freely.
X-Signal ISR Interrupt Source	Any interrupt source, which is not used by other modules, may be used for the X-Signal ISR. The offset of the SRC register of the used interrupt source has to be specified for OslsrInterruptSource.

4.5.2 RH850 Family

Logical Priority	A low number for OslsrInterruptPriority attribute means a high logical priority
X-Signal ISR Interrupt Priority	Beside the rules listed in Table 3-3 the OslsrInterruptPriority can be chosen freely.
X-Signal ISR Interrupt Source	Only interrupt sources of type INTIPIRn can be used. Available sources INTIPIRn are listed in the hardware manual of used derivative.



4.5.3 Power PC Family

Logical Priority	A low number for OslsrInterruptPriority attribute means a low logical priority
X-Signal ISR Interrupt Priority	Beside the rules listed in Table 3-3 the OslsrInterruptPriority can be chosen freely.
X-Signal ISR Interrupt Source	Any Interrupt source of the available software interrupts may be used.

4.5.4 ARM Family

	NVIC Interrupt Controller – TDA2x	GIC Interrupt Controller
Logical Priority	A low number for OslsrInterruptPriority	attribute means a high logical priority
X-Signal ISR Interrupt Priority	Beside the rules listed in Table 3-3 the freely.	OslsrInterruptPriority can be chosen
X-Signal ISR Interrupt Source	Interrupt source 19 has to be used for the X-Signal ISRs.	The interrupt sources 015 have to be used for the X-Signal ISR.

4.5.5 VTT OS

Logical Priority	A low number for OslsrInterruptPriority attribute means a low logical priority
X-Signal ISR Interrupt Priority	Beside the rules listed in Table 3-3 the OslsrInterruptPriority can be chosen freely.
X-Signal ISR Interrupt Source	Any interrupt source, which is not used by other modules, may be used for the X-Signal ISR.

4.6 OS generated objects

In dependency of its configuration MICROSAR OS may add other OS configuration objects to it.

4.6.1 System Application

Туре	OsApplication
Name	SystemApplication_ <corename></corename>
Condition	Is added when the OsCore <corename> is configured to be an AUTOSAR core.</corename>
Features	 A system application contains the OS objects IdleTask_<corename></corename> TpCounter_<corename></corename> XSignallsr_<corename></corename> Counterlsr_TpCounter_<corename></corename>



4.6.2 Idle Task

Туре	OsTask
Name	IdleTask_ <corename></corename>
Condition	Is added when the OsCore <corename> is configured to be an AUTOSAR core.</corename>
Features	 Has the lowest priority of all tasks assigned to the same core. Is fully preemptive. Is implemented by the OS

Idle Task Priority

The generator has a special treatment for the idle task. The idle task has the virtual priority 0xFFFFFFF to differentiate it from regular tasks. It will be generated to have the lowest priority, even if there are tasks configured with priority 0.

User Code Execution

The idle task is implemented by the OS to simplify scheduling and idle treatment. The OS does not rely on execution of the idle task. Implement an additional task with priority 0, if user code execution during idle time is needed.

4.6.3 Timer ISR

Туре	Oslsr
Name	CounterIsr_ <corename></corename>
Condition	Is added if a hardware OsCounter is configured to have a driver (attribute "OsCounterDriver").
Features	 Is Implemented by the OS. Handles the system timer counter, alarms and scheduletables which are assigned to the core.

4.6.4 System Timer Counter

Туре	OsCounter
------	-----------



4.6.5 Timing Protection Counter

Туре	OsCounter
Name	TpCounter_ <corename></corename>
Condition	Is added when OsTask/IsrTimingProtection parameters are configured on the core.
Features	> Handles all times related to timing protection

4.6.6 Timing protection ISR

Туре	Oslsr
Name	CounterIsr_TpCounter_ <corename></corename>
Condition	Is added when OsTask/IsrTimingProtection parameters are configured on the core.
Features	> Interrupt service routine of the timing protection feature

4.6.7 Resource Scheduler

Туре	OsResource
Name	RES_SCHEDULER_ <corename></corename>
Condition	For each core the resource scheduler is added when OsUseResScheduler is set to TRUE.
Features	> Is automatically assigned to all tasks of core <corename></corename>

4.6.8 X-Signal ISR

Туре	Oslsr
Name	XSignallsr_ <corename></corename>
Condition	Is added when an X-Signal channel is configured on the core.
Features	> Handles cross core requests.

4.6.9 IOC Spinlocks

Туре	OsSpinlock
Name	locSpinlock_ <ioc name=""></ioc>
Condition	Is added when an IOC is configured which requires cross core communication.
Features	> Each IOC has its own spinlock to reduce core wait times



4.7 VTT OS Specifics

4.7.1 Configuration

As described in [6] all VTT configuration parameters are derived from the hardware target. The only exceptions are the ISR objects for the VTT OS.

- → ISRs from other Vector MICROSAR BSW modules (e.g. CAN) are inserted automatically by the respective BSW module.
- → Other user ISRs have to be added separately.
- → Interrupt levels for all ISRs have to be configured manually. VTT OS knows interrupt levels from 1 to 200 (where 1 is the lowest priority and 200 the highest).

4.7.2 CANoe Interface

A VTT OS is simulated within the CANoe simulation software. There are a set of API functions which are capable to communicate with CANoe (e.g. sending a message on the CAN bus).

These API functions are prefixed with "CANoeAPI_".

The available set of API functions can be looked up in the delivered header "CANoeApi.h".

4.7.2.1 Idle Task behavior with VTT OS

Any idle task which runs within the VTT OS must call the function "CANoeAPI_ConsumeTicks" (see description in CANoeApi.h).



Caution

If the call of "CANoeAPI_ConsumeTicks" is missing within the idle task, the CANoe windows application won't respond any longer!

There are two possible solutions which solves this problem:

- 1. The OS generated idle task (see 4.6.2) calls this function by default. The application has to ensure that this idle task is entered cyclically.
- 2. It may be that the OS idle task is never executed, because there is a higher priority application idle task. This application idle task must implement a cyclic call of "CANoeAPI ConsumeTicks" instead of the OS idle task.



4.8 POSIX OS Specifics

4.8.1 Configuration

POSIX OS configuration parameters are not derived from the hardware target.

A virtual interrupt controller is implemented in order to simulate the hardware behaviour. The maximum configurable values are:

- → 1000 Interrupt sources.
- → 100 Interrupt levels (ascending priority).

4.8.2 Posix Interface

The set of used POSIX libraries are included in the file: Os Hal Compiler Gcc types.h.

The recommended POSIX standard version is at least IEEE Std 1003.1-2008.



4.9 User include files

Within some features of MICROSAR OS it may be necessary to provide foreign data types to the OS.

This can be done by referencing user headers within the OS configuration.

The features "IOC" and "trusted functions stub generation" are relying on such include mechanisms.

	Configuration	Content
IOC	IOC include files are configured with the IOC attribute "OslocIncludeHeader". A list of include files may be specified here.	 The headers have to provide Definitions of foreign OS data types which are used within IOC communication.
Trusted Functions	Include files which are needed for trusted function feature are configured within the application attribute "OsAppCalloutStubsIncludeHeader". A list of include files may be specified here.	 The headers have to provide The definitions of foreign OS data types which are used as trusted functions parameters or return values.



Caution

All user include files need to implement a double inclusion preventer!



5 API Description

This chapter lists all API service functions which are provided by MICROSAR OS.

5.1 Specified OS services

The OS provides the following services which are specified within the AUTOSAR OS specification.

5.1.1 StartCore

Prototype				
(DKQ (K	QL ([(2[1(
Parameter				
CoreID [in]	The core	to start.		
Status [out]	Status co	de.		
Return code				
void	> - Core		R core. E_OS_/	ED status:) ACCESS (EXTENDED status:) The OS. E_OS_STATE (EXTENDED
		:) The Core is all		
Functional Descri	otion			
OS service StartCore	().			
Particularities and	Limitations			
> Pre-Condition: Supervisor mode. Pre-Condition: Given object pointer(s) are valid. Starts the core given by CoreID that is controlled by the AUTOSAR OS. This API is allowed to be used from AUTOSAR and non-AUTOSAR cores.				
Call context				
 This function is Synchronous This function is Non-Reentrant 				

Table 5-1 StartCore



StartNonAutosarCore 5.1.2

Prototype							
(0K	Q	(K	QL ([(2[1(
Parameter							
CoreID	The core t	o start.					
Status [out]	Status cod	le.					
Return code							
void					D status:) Core I he Core is alread		
Functional Description							
OS service StartNonAutosa	rCore().						
Particularities and Limi	tations						
Pre-Condition: Supervisor mode. Starts the core given by CorelD that is not controlled by the AUTOSAR OS.							
Call context							
> -							
> This function is Synchronous							
> This function is Non-Reentrant							

Table 5-2 StartNonAutosarCore



5.1.3 **GetCoreID**

Prototype	
K Q (0 1(
Parameter	
void	none
Return code	
CoreldType	Unique ID of the calling core.
Functional Description	

OS service GetCoreID().

Particularities and Limitations

Pre-Condition: None

Returns the unique logical core identifier of the core on which the function is called. The mapping of physical cores to logical CoreIDs is implementation specific. This API is allowed to be used from AUTOSAR cores only. If the API is required on a non-AUTOSAR core, it is possible to configure the core as an AUTOSAR core but start it as a non-AUTOSAR core using the StartNonAutosarCore() API.

- > ANY
- > This function is Synchronous
- This function is Reentrant

Table 5-3 GetCoreID



5.1.4 GetNumberOfActivatedCores

Prototype	
;:(0 1(
Parameter	
void	none
Return code	
uint32	Number of cores activated by the StartCore() function.

Functional Description

OS service GetNumberOfActivatedCores().

Particularities and Limitations

Pre-Condition: None

The function returns the number of cores activated by the StartCore() function. AUTOSAR specifies this function to be usable from task and ISR call level. But this function does not explicitly perform any call context checks. There is no need to, because it is a primitive getter function.

- > TASK|ISR2
- > This function is Synchronous
- > This function is Reentrant

Table 5-4 GetNumberOfActivatedCores



GetActiveApplicationMode 5.1.5

Prototype			
I U (0 1(
Parameter			
void	none		
Return code			
AppModeType	Current Application Mode		
Functional Description			
OS service GetActiveApplicationMode().			
Particularities and Limi	tations		
Pre-Condition: None			
This service returns the current application mode.			
Call context			
> TASK ISR2 ERRHOOK PRETHOOK POSTTHOOK STARTHOOK SHUTHOOK			
> This function is Synchronous			
> This function is Reentrant			

Table 5-5 GetActiveApplicationMode



5.1.6 **StartOS**

Prototype					
U ID)	(U 1(
Parameter					
Mode [in]	The application mode in which the OS shall start.				
Return code					
void	none				
Functional Description					
OS service StartOS().					
Particularities and Limitations					
> Pre-Condition: Supervisor mode. Pre-Condition: Os_Init() has been called before.					
Starts the operating system in a given application mode.					
Call context					
> -					
> This function is Synchronous					
> This function is Non-Reentrant					

Table 5-6 StartOS



ShutdownOS 5.1.7

Prototype			
(0[(M	1(
Parameter			
Error		Error code wh	which shall be passed to the ShutdownHook()
Return code			
void		none	
Functional De	scrintion		

OS service ShutdownOS().

Particularities and Limitations

Pre-Condition: None

This function shall shutdown the core on which it was called. Only allowed in trusted applications. In case that ShutdownOS() is called from an invalid context, OS STATUS CALLEVEL is reported via the ProtectionHook.

- > TASK|ISR2|ERRHOOK|STARTHOOK
- > This function is Synchronous
- > This function is Reentrant

Table 5-7 ShutdownOS



5.1.8 ShutdownAllCores

Prototype				
(O[(M 1(
Parameter				
Error [in]	This is the error code which shall be passed to the ShutdownHook().			
Return code				
void	none			
Functional Description				
OS service ShutdownAllCores().				
Particularities and Limitations				
Pre-Condition: None				

Propagates a shutdown request to all started AUTOSAR cores and performs a shutdown itself afterwards. Only allowed in trusted applications.

- > TASK|ISR2|ERRHOOK|STARTHOOK
- > This function is Synchronous
- > This function is Reentrant

Table 5-8 ShutdownAllCores



5.1.9 Controlldle

Prototype	
[(0K Q (K QL(Q U (Q U 1(
Parameter	
CoreID [in]	Selects the core which idle mode is set
IdleMode [in]	The mode which shall be performed during idle time
Return code	
StatusType	E_OK No error. E_OS_ID (EXTENDED status): Invalid core and/or invalid IdleMode. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence.

Functional Description

OS service Controlldle().

Particularities and Limitations

Pre-Condition: None

This API allows the caller to select the idle mode action which is performed during idle time of the OS (e.g. if no Task/ISR is active). The real idle modes are hardware dependent and not standardized. The default idle mode on each core is IDLE_NO_HALT.

- > TASK|ISR2
- > This function is Synchronous
- > This function is Non-Reentrant

Table 5-9 Controlldle



5.1.10 GetSpinlock

Parameter SpinlockId [in] The spinlock which shall be locked. Return code StatusType > E_OK No error. E_OS_ID (EXTENDED status:) Invalid SpinlockID. E_OS_INTERFERENCE_DEADLOCK (EXTENDED status:) Spinlock already occupied by a task/ISR of the same core. E_OS_NESTING_DEADLOCK (EXTENDED status:) Invalid Spinlock allocation order. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_ACCESS (Service Protection:) > - Caller's access rights are not sufficient.	Prototype				
SpinlockId [in] The spinlock which shall be locked. Return code StatusType > E_OK No error. E_OS_ID (EXTENDED status:) Invalid SpinlockID. E_OS_INTERFERENCE_DEADLOCK (EXTENDED status:) Spinlock already occupied by a task/ISR of the same core. E_OS_NESTING_DEADLOCK (EXTENDED status:) Invalid Spinlock allocation order. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_ACCESS (Service Protection:)	[(0[Q	([Q 1(
StatusType > E_OK No error. E_OS_ID (EXTENDED status:) Invalid SpinlockID. E_OS_INTERFERENCE_DEADLOCK (EXTENDED status:) Spinlock already occupied by a task/ISR of the same core. E_OS_NESTING_DEADLOCK (EXTENDED status:) Invalid Spinlock allocation order. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_ACCESS (Service Protection:)	Parameter				
StatusType > E_OK No error. E_OS_ID (EXTENDED status:) Invalid SpinlockID. E_OS_INTERFERENCE_DEADLOCK (EXTENDED status:) Spinlock already occupied by a task/ISR of the same core. E_OS_NESTING_DEADLOCK (EXTENDED status:) Invalid Spinlock allocation order. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_ACCESS (Service Protection:)	SpinlockId [in]	The spinloc	k which	shall be l	locked.
E_OS_INTERFERENCE_DEADLOCK (EXTENDED status:) Spinlock already occupied by a task/ISR of the same core. E_OS_NESTING_DEADLOCK (EXTENDED status:) Invalid Spinlock allocation order. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_ACCESS (Service Protection:)	Return code				
	StatusType	E_OS_IN already of E_OS_N allocation invalid co	NTERFE occupied IESTING n order. ontext. E	RENCE_ I by a tas _DEADL E_OS_C :_OS_AC	_DEADLOCK (EXTENDED status:) Spinlock sk/ISR of the same core. LOCK (EXTENDED status:) Invalid Spinlock CALLEVEL (EXTENDED status:) Called from CCESS (Service Protection:)

Functional Description

OS service GetSpinlock().

Particularities and Limitations

Pre-Condition: None

Allocates the requested spinlock for the caller. If it is already locked, the function performs active around until the spinlock becomes available again.

- > TASK|ISR2
- > This function is Synchronous
- > This function is Reentrant

Table 5-10 GetSpinlock



5.1.11 ReleaseSpinlock

Prototype						
]	O[Q	([Q 1(
Parameter						
SpinlockId [in]	The spinlock whi	ch shall l	be release	d.		
Return code						
StatusType	E_OK No error. E_OS_ID (EXTENDED status:) Invalid SpinlockID. E_OS_STATE (EXTENDED status:) The caller is not the owner of the given spinlock. E_OS_NOFUNC (EXTENDED status:) The caller tries to release a spinlock while another spinlock has to be released before. E_OS_RESOURCE (EXTENDED status:) Spinlock and Resource API not used in LIFO order. E_OS_ACCESS (Service Protection:) Caller's access rights are not sufficient. This error may occur in combination with trusted functions.					
Functional Description						
OS service ReleaseSpinlock().						
Particularities and Limitations						
Pre-Condition: None	Pre-Condition: None					

ReleaseSpinlock releases a spinlock variable that was occupied before. Before terminating a task/ISR all

spinlock variables that have been occupied with GetSpinlock() shall be released. The error E_OS_CALLEVEL is already checked by E_OS_STATE. See Os_SpinlockRelease() for details.

- > TASK|ISR2
- > This function is Synchronous
- > This function is Reentrant

Table 5-11 ReleaseSpinlock



5.1.12 TryToGetSpinlock

Prototype					
[(2[1(] 0) Q]) Q]0	(
Parameter					
SpinlockId [in]	The spinlock which shall be locked.				
Success [out]	The result of the allocation attempt.				
Return code					
StatusType	 E_OK No error. E_OS_ID (EXTENDED status:) Invalid SpinlockID. E_OS_INTERFERENCE_DEADLOCK (EXTENDED status:) Spinlock already occupied by a task/ISR of the same core. E_OS_NESTING_DEADLOCK (EXTENDED status:) Invalid Spinlock allocation order. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_ACCESS (Service Protection:) Caller's access rights are not sufficient. 				
Functional Description					
OS service TryToGetSpinlock().					
Particularities and Limitations					
Pre-Condition: None Allocates the requested spinlock for the caller. If it is already locked, the function returns. Call context					
 TASK ISR2 This function is Synchronous					

Table 5-12 TryToGetSpinlock

> This function is Reentrant



5.1.13 DisableAllInterrupts

Prototype				
(0	1(
Parameter				
void	none			
Return code				
void	none			

Functional Description

OS service DisableAllInterrupts()...

Particularities and Limitations

Pre-Condition: Not already in DisableAllInterrupts() sequence.

Disables category 1 and category 2 ISRs. If timing protection is configured, the timing protection interrupt is not affected.

- > TASK|ISR2|ERRHOOK|PRETHOOK|POSTTHOOK|STARTHOOK|SHUTHOOK|ALARMHOOK|PROTHOOK
- > This function is Synchronous
- > This function is Reentrant

Table 5-13 DisableAllInterrupts



5.1.14 EnableAllInterrupts

Prototype			
(0	1(
Parameter			
void	none		
Return code			
void	none		
Functional Description			
OS service EnableAllInterrupts().			
Particularities and Limitations			

Pre-Condition: In DisableAllInterrupts() sequence. Restores the state saved by DisableAllInterrupts().

- > TASK|ISR2|ERRHOOK|PRETHOOK|POSTTHOOK|STARTHOOK|SHUTHOOK|ALARMHOOK|PROTHOOK
- > This function is Synchronous
- > This function is Reentrant

Table 5-14 EnableAllInterrupts



5.1.15 SuspendAllInterrupts

Prototype			
(0	1(
Parameter			
void	none		
Return code			
void	none		
E			

Functional Description

OS service SuspendAllInterrupts().

Particularities and Limitations

Pre-Condition: Not in DisableAllInterrupts() sequence.

Saves the recognition status of all interrupts and disables all interrupts for which the hardware supports disabling. This API can be called nested.

- > TASK|ISR2|ERRHOOK|PRETHOOK|POSTTHOOK|STARTHOOK|SHUTHOOK|ALARMHOOK|PROTHOOK
- > This function is Synchronous
- > This function is Reentrant

Table 5-15 SuspendAllInterrupts



5.1.16 ResumeAllInterrupts

Prototype		
(0 1(
Parameter		
void	none	



5.1.17 SuspendOSInterrupts

Prototype		
(0 1(
Parameter		
void	none	
Return code		
void	none	
E COLD DO CO		

Functional Description

OS service SuspendOSInterrupts().

Particularities and Limitations

Pre-Condition: Not in DisableAllInterrupts() sequence.

Saves the recognition status of interrupts of category 2 and disables the recognition of these interrupts. This API can be called nested.

- > TASK|ISR2|ERRHOOK|PRETHOOK|POSTTHOOK|STARTHOOK|SHUTHOOK|ALARMHOOK|PROTHOOK
- > This function is Synchronous
- > This function is Reentrant

Table 5-17 SuspendOSInterrupts



5.1.18 ResumeOSInterrupts

0 1(
none		
Return code		
none		

Functional Description

OS service ResumeOSInterrupts().

Particularities and Limitations

> Pre-Condition: In SuspendOSInterrupts() sequence.Pre-Condition: Correct nesting sequence of suspend interrupt API.

Restores the recognition status of interrupts saved by the SuspendOSInterrupts() service.

- > TASK|ISR2|ERRHOOK|PRETHOOK|POSTTHOOK|STARTHOOK|SHUTHOOK|ALARMHOOK|PROTHOOK
- > This function is Synchronous
- > This function is Reentrant

Table 5-18 ResumeOSInterrupts



5.1.19 ActivateTask

Prototype



5.1.20 TerminateTask

Prototype	
[(0 1(
Parameter	
void	none
Return code	
StatusType	E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_RESOURCE (EXTENDED status:) Task still occupies resources. E_OS_SPINLOCK (EXTENDED status:) Task still holds spinlocks. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence.

Functional Description

OS service TerminateTask().

Particularities and Limitations

Pre-Condition: None

This service causes the termination of the calling task. The calling task is transferred from the RUNNING state into the SUSPENDED state. This service only returns in case it detects an error.

- > TASK
- > This function is Synchronous
- > This function is Reentrant

Table 5-20 TerminateTask



5.1.21 ChainTask

Prototype			
[(0 (QL1(
Parameter			
TaskID [in]	The task which shall be activated.		
Return code			
StatusType	 E_OS_LIMIT Too many task activations. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_RESOURCE (EXTENDED status:) Task still occupies resources. E_OS_SPINLOCK (EXTENDED status:) Task still holds spinlocks. E_OS_ID (EXTENDED status:) Invalid TaskID. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence. E_OS_ACCESS (Service Protection:) Caller's access rights are not sufficient. Given task's owner application is not accessible. 		
Functional Description			
OS service ChainTask().			
Particularities and Limitations			
Pre-Condition: None After termination of the calling task the given task is activated. This service only returns in case it detects an error.			
Call context			
TASKThis function is Synchronous			

Table 5-21 ChainTask

> This function is Reentrant



5.1.22 Schedule

Prototype				
[(0 1(
Parameter	Parameter			
void	none			
Return code				
StatusType	E_OK No Error. E_OS_CALLEVEL (EXTENDED status:) The service was called from any context which is not allowed. E_OS_RESOURCE (EXTENDED status:) The service was called from a task which holds an OS resource. E_OS_SPINLOCK (EXTENDED status:) The service was called from a task which holds a spinlock. E_OS_DISABLEDINT (Service Protection:) The service was called with disabled interrupts.			
Functional Description				
OS service Schedule().				
Particularities and Limitations				
Pre-Condition: Interrupts are enabled.				
Call context				
 TASK This function is Synchronous This function is Reentrant 				

Table 5-22 Schedule



5.1.23 GetTaskID

Prototype			
[(0	(QL1(
Parameter			
TaskID [out]	The current ta	ask ID.	
Return code			
StatusType	context. E_OS	S_PĀRA	S_CALLEVEL (EXTENDED status:) Called from invalid AM_POINTER (EXTENDED status:) Given pointer is LEDINT (Service Protection:) Caller is in interrupt API
Functional Description			
OS service GetTaskID().			
Particularities and Limitations			
Pre-Condition: None			
Returns the ID of the task which is currently RUNNING on the local core.			
Call context			
> TASK ISR2 ERRHOOK PRETHOOK POSTTHOOK PROTHOOK			
> This function is Synchronous			
> This function is Reentrant			

Table 5-23 GetTaskID



5.1.24 GetTaskState

Prototype		
[(0 (QL ([([1(
Parameter		
TaskID [in]	The task to be queried.	
State [out]	The task's state.	
Return code		
StatusType	 E_OK No error. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_ID (EXTENDED status:) Invalid TaskID. E_OS_PARAM_POINTER (EXTENDED status:) Given pointer is NULL. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence. E_OS_ACCESS (Service Protection:) Caller's access rights are not sufficient. Given task's owner application is not accessible. 	
Functional Description		
OS service GetTaskState().		
Particularities and Limitations		
Pre-Condition: The given task has to be assigned to the current core. Returns the current scheduling state of a task (RUNNING, READY,).		
Call context		
TASK ISR2 ERRHOOK PRETHOOK POSTTHOOKThis function is Synchronous		

Table 5-24 GetTaskState

> This function is Reentrant



5.1.25 GetISRID

Prototype				
Q[(0	1(
Parameter				
void	none			
Return code				
ISRType	 Identifier of running ISR INVALID_ISR If called from - invalid call-context, - from a task or - a hook which was called inside a task context. 			
Functional Description				
OS service GetISRID().				
Particularities and Limitations				
Pre-Condition: None Return the identifier of the currently executing ISR. Call context				
 TASK ISR2 ERRHOOK PROTHOOK This function is Synchronous This function is Reentrant 				

Table 5-25 GetISRID



5.1.26 SetEvent

Prototype				
[(0 (QL (M U (U 1(
Parameter				
TaskID [in]	The task which shall be modified.			
Mask [in]	The events which shall be set.			
Return code				
StatusType	 E_OK No error. E_OS_ID (EXTENDED status:) Invalid TaskID. E_OS_ACCESS (EXTENDED status:) - Task is no extended task. (Service Protection:) 			
	> - Task is no extended task. (Service Protection.) > - Task's owner application is not accessible.			
	 Caller's access rights are not sufficient. E_OS_STATE (EXTENDED status:) Events cannot be set as the referenced task is in the SUSPENDED state. E_OS_CALLEVEL (Service Protection:) Called from invalid context. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence. 			
Functional Description				
OS service SetEvent().				
Particularities and Limitations				
Pre-Condition: None				
The events of the given task are set according to the given event mask.				
Call context				
TASK ISR2This function is Synchronous				

Table 5-26 SetEvent

> This function is Reentrant



5.1.27 ClearEvent

Prototype				
[(OM U (U 1(
Parameter				
Mask [in]	The events which shall be set.			
Return code				
StatusType	E_OK No error. E_OS_ACCESS (EXTENDED status:) Task is no extended task. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence.			
Functional Description				
OS service ClearEvent().				
Particularities and Limitations				
Pre-Condition: None				
The events of the calling task are cleared according to the given event mask.				
Call context				
> TASK				
> This function is Synchronous				
> This function is Reentra	nt			

Table 5-27 ClearEvent



5.1.28 GetEvent

Prototype							
[(0 (QL (M U (U 1(
Parameter							
TaskID [in]	The task which shall be queried.						
Mask [out]	Events which are set.						
Return code							
StatusType	> E_OK No error. E_OS_PARAM_POINTER (EXTENDED status:) Given pointer is NULL. E_OS_ID (EXTENDED status:) Invalid TaskID. E_OS_ACCESS (EXTENDED status:)						
	> - Task is no extended task. (Service Protection:)						
	> - Task's owner application is not accessible.						
	 - Caller's access rights are not sufficient. E_OS_STATE (EXTENDED status:) Referenced task is in SUSPENDED state. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence. 						

Functional Description

OS service GetEvent().

Particularities and Limitations

Pre-Condition: Task is assigned to the current core.

This service returns the state of all event bits of the given task, not the events that the task is waiting for.

Call context

- > TASK|ISR2|ERRHOOK|PRETHOOK|POSTTHOOK
- > This function is Synchronous
- > This function is Reentrant

Table 5-28 GetEvent



5.1.29 WaitEvent

Prototype	
[(OM U (U 1(
Parameter	
Mask [in]	Mask of the events waited for.
Return code	
StatusType	E_OK No error. E_OS_ACCESS (EXTENDED status:) Task is no extended task. E_OS_RESOURCE (EXTENDED status:) Task still occupies resources. E_OS_SPINLOCK (EXTENDED status:) Task still holds spinlocks. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence.
Functional Description	
OS service WaitEvent().	
Particularities and Limi	tations
Pre-Condition: None The state of the current tast Call context	k is set to WAITING, unless at least one of the given events is set.
 TASK This function is Synchro	nous

Table 5-29 WaitEvent

> This function is Reentrant



5.1.30 IncrementCounter

Prototype	
[(0K (K QL1(
Parameter	
CounterID [in]	The counter to be incremented.
Return code	
StatusType	 E_OK No Error. E_OS_ID (EXTENDED status:) CounterID is not a valid software counter ID. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_CORE (EXTENDED status:) The given object belongs to a foreign core. E_OS_ACCESS (Service Protection:) Caller's access rights are not sufficient. Given counter's owner application is not accessible. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence.
Functional Description	
OS service IncrementCoun	ter().
Particularities and Limi	itations
Pre-Condition: None	
Call context	
 TASK ISR2 This function is Synchro This function is Reentra	

Table 5-30 IncrementCounter



5.1.31 GetCounterValue

Prototype	
[(0K (K QL((1(
Parameter	
CounterID [in]	The counter to be read.
Value [out]	Contains the current tick value of the counter.
Return code	
StatusType	 E_OK No Error. E_OS_ID (EXTENDED status:) Invalid CounterID. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_PARAM_POINTER (EXTENDED status:) Given pointer is NULL. E_OS_ACCESS (Service Protection:) Counter's owner application is not accessible. Caller's access rights are not sufficient. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence.
Functional Descript	ion
OS service GetCounter	Value().
Particularities and L	imitations
Pre-Condition: None	
Call context	
TASK ISR2This function is SyncThis function is Ree	

Table 5-31 GetCounterValue



5.1.32 GetElapsedValue

Prototype	
[(M	OK (K QL(((
Parameter	
CounterID [in]	The counter to be read.
Value [in,out]	**in:** The previously read tick value of the counter. **out:** The current tick value of the counter.
ElapsedValue [out]	The difference to the previous read value.
Return code	
StatusType	 E_OK No Error. E_OS_ID (EXTENDED status:) Invalid CounterID. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_VALUE (EXTENDED status:) The given Value was not valid. E_OS_PARAM_POINTER (EXTENDED status:) Given pointer is NULL. E_OS_ACCESS (Service Protection:) Counter's owner application is not accessible. Caller's access rights are not sufficient. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence.
Functional Descripti	on
OS service GetElapsed	Value().
Particularities and L	imitations
Pre-Condition: None	
Call context	
TASK ISR2This function is SyncThis function is Reer	

Table 5-32 GetElapsedValue



5.1.33 GetAlarmBase

Prototype							
[(Œ	(I	QL (I		(Q	1(
Parameter							
AlarmID [in]	Reference to	the alarm	element.				
Info [out]	Contains info	Contains information about the counter on successful return.					
Return code							
StatusType	E_OS_PA E_OS_CA E_OS_DIS sequence > - Caller's a	RAM_PO LLEVEL SABLEDII . E_OS_A access rig	DS_ID (EXTEN INTER (EXTEI (EXTENDED s NT (Service Pro CCESS (Servi hts are not suff r application is	NDED status:) tatus:) Called otection:) Call ce Protection: ficient.	Giver from ir er is in)	n pointer is NULL. Invalid context.	

Functional Description

OS service GetAlarmBase().

Particularities and Limitations

Pre-Condition: Given object pointer(s) are valid.

The system service GetAlarmBase reads the alarm base characteristics. The return value Info is a structure in which the information of data type AlarmBaseType is stored.

- > TASK|ISR2|PRETHOOK|POSTTHOOK
- > This function is Synchronous
- > This function is Reentrant

Table 5-33 GetAlarmBase



5.1.34 GetAlarm

Prototype					
[(OII	(I	QL ((1(
Parameter					
AlarmID [in]	Reference	to the a	larm element.		
Tick [out]	Relative va	alue in ti	cks before the alarm	n expire	S.
Return code					
StatusType	(EXTEN (EXTEN (EXTEN (Service (Service > - Caller	NDED st NDED st NDED st e Protec e Protec 's acces	atus:) Invalid Alarml atus:) Given pointer atus:) Called from ir tion:) Caller is in inte	D. E_C is NUL nvalid c errupt A cient.	not in use. E_OS_ID DS_PARAM_POINTER LL. E_OS_CALLEVEL ontext. E_OS_DISABLEDINT API sequence. E_OS_ACCESS essible.

Functional Description

OS service GetAlarm().

Particularities and Limitations

The given alarm is assigned to the local core.

It is up to the application to decide whether for example a CancelAlarm may still be useful. If AlarmID is not in use, Tick is not defined. Allowed on task level, ISR, and in several hook routines.

- > TASK|ISR2|PRETHOOK|POSTTHOOK
- > This function is Synchronous
- > This function is Reentrant

Table 5-34 GetAlarm



5.1.35 SetRelAlarm

Prototype							
[(Œ	(I	QL ((Q	((K	1(
Parameter							
AlarmID [in]	Reference t	o the aları	m element.				
Increment [in]	Relative val	ue in ticks	3.				
Cycle [in]	Cycle value zero.	in case o	f cyclic alarm.	In case of sin	gle alarms, cy	ycle shall be	e
Return code							
StatusType				Alarm is alread armID. E_OS_'			
	> - Value o	of increme	nt is zero				
				Increment out maxallowedva		lmissible lim	nits
	admissib maxallov invalid co	ole counte vedvalue) ontext. E_	r limits (less t . E_OS_CALI OS_DISABLE	Cycle unequa han mincycle o LEVEL (EXTEI EDINT (Servico ACCESS (Ser	or greater than NDED status: e Protection:)	n) Called froi Caller is in	m
	> - Caller's	access ri	ghts are not s	sufficient.			
				on is not acces nd Os_XSigRe			

Functional Description

OS service SetRelAlarm().

Particularities and Limitations

Pre-Condition: None

The system service occupies the alarm AlarmID element. After increment ticks have elapsed, the task assigned to the alarm AlarmID is activated or the assigned event (only for extended tasks) is set or the alarm-callback routine is called.

Call context

- > TASK|ISR2
- > This function is Synchronous
- > This function is Reentrant

Table 5-35 SetRelAlarm



5.1.36 SetAbsAlarm

Proto	type								
[(Œ	(I	QL (([((K	1(
Paran	neter								
AlarmID [in] Reference to the alarm element.									

Version 2.12.0 based on template version 6.0.1 © 2017 Vector Informatik GmbH 202



5.1.37 CancelAlarm

Prototype							
[(OI (I QL1(
Parameter	- \ - £ \						
AlarmID [in]	Reference to the alarm element.						
Return code							
StatusType	> E_OK No error. E_OS_NOFUNC Alarm is not in use. E_OS_ID (EXTENDED status:) Invalid AlarmID. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence. E_OS_ACCESS (Service Protection:)						
	> - Caller's access rights are not sufficient.						
	> - Given alarm's owner application is not accessible.						
Functional Description							
OS service CancelAlarm().							
Particularities and Limi	tations						
Pre-Condition: None The system service cancels	s the alarm AlarmID.						
Call context							
 TASK ISR2 This function is Synchro This function is Reentral							

Table 5-37 CancelAlarm



5.1.39 ReleaseResource

Protot	type							
[(0 (QL1(
Param	neter							
ResID	[in]	The resource which shall be released.						
Retur	n code							
Status	Гуре	> E_OK No error. E_OS_ID (EXTENDED status:) Invalid ResID. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_CORE (EXTENDED status:) The given object belongs to a foreign core. E_OS_NOFUNC (EXTENDED status:)						
		> - Attempt to release a resource which has not been occupied by the caller before.						
		 Attempt to release a nested resource in wrong order. E_OS_SPINLOCK (EXTENDED status:) Spinlock and Resource API not used in LIFO order. E_OS_ACCESS (EXTENDED status:) 						
		> - Attempt to release a resource which has a lower ceiling priority than the statically assigned priority of the caller. (Service Protection:)						
		> - Caller's access rights are not sufficient. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence.						
Functi	ional Description							
OS ser	vice ReleaseResour	ce().						
Partic	ularities and Limi	tations						
This AF	This API is the counterpart of GetResource() and serves to leave critical sections in the code.							
Call co	ontext							
> TAS	SK ISR2							
> This	s function is Synchro							

Table 5-39 ReleaseResource

> This function is Reentrant

© 2017 Vector Informatik GmbH Version 2.12.0 205



5.1.40 StartScheduleTableRel

Prototype								
[(W 1(Q	([QL ((
Parameter								
ScheduleTableID [in]	The ID of the schedule table	to be started.						
Offset [in]	The relative offset when the	schedule table shall be	started.					
Return code								
StatusType	 E_OK No error. E_OS_STATE Schedule table has already been started. E_OS_ID (EXTENDED status:) Invalid ScheduleTableID. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_VALUE (EXTENDED status:) Offset is bigger than (OsCounterMaxAllowedValue - InitialOffset) or is equal to zero E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence. E_OS_ACCESS (Service Protection:) Caller's access rights are not sufficient. Given schedule table's owner application is not accessible. 							
Functional Description								
OS service StartScheduleTa	ableRel().							
Particularities and Limi	tations							
Pre-Condition: None								
The schedule table is started at a relative offset to the current time.								
Call context								
> TASK ISR2								
This function is SynchronThis function is Reentrar								

Table 5-40 StartScheduleTableRel

© 2017 Vector Informatik GmbH Version 2.12.0 206



5.1.41 StartScheduleTableAbs

Prototype				
[(O[])	QL ((
Parameter				
ScheduleTableID [in]	The ID of the schedule table	to be started		
Start [in]	The absolute time when the	schedule table shall be	started	
Return code				
StatusType	> E_OK No error. E_OS_S' E_OS_ID (EXTENDED si E_OS_CALLEVEL (EXTE E_OS_VALUE (EXTEND OsCounterMaxAllowedVa Caller is in interrupt API s > - Caller's access rights ar > - Given schedule table's of	atus:) Invalid Schedule :NDED status:) Called :D status:) Offset is big lue E_OS_DISABLED equence. E_OS_ACCI e not sufficient.	eTableID. from invalid conte gger than INT (Service Prote ESS (Service Prote	xt. ection:)
Functional Description				
OS service StartScheduleTableAbs().				
Particularities and Limitations				
Pre-Condition: None The schedule table is started at an absolute time. Call context				
 TASK ISR2 This function is Synchronous This function is Reentrant 				

Table 5-41 StartScheduleTableAbs



5.1.42 StopScheduleTable

Prototype			
[(O[([QL1(
Parameter			
ScheduleTableID [in]	The ID of the schedule to	able to be stopped.	
Return code			
StatusType	stopped. E_OS_ID (E E_OS_CALLEVEL (E		e table has already been nvalid ScheduleTableID. Called from invalid context. :) Caller is in interrupt API ection:)
	> - Caller's access right	s are not sufficient.	
	> - Given schedule tabl	e's owner application	is not accessible.
Functional Description			
OS service StopScheduleTable().			
Particularities and Limitations			
Pre-Condition: None The schedule table is stopped immediately.			
Call context			
 TASK ISR2 This function is Synchronous This function is Reentrant 			

Table 5-42 StopScheduleTable



5.1.43 NextScheduleTable

Prototype		
]))]	O[
Parameter		
ScheduleTableID_From [in]	The ID of the schedule table which is requested to stop at its end	
ScheduleTableID_To [in]	The ID of the schedule table which starts after the other one has stopped	
Return code		
StatusType	 E_OK No error. E_OS_NOFUNC Schedule table ScheduleTableID_From has not been started. E_OS_STATE Schedule table ScheduleTableID_To has already been requested to start at the end of another schedule table. E_OS_ID (EXTENDED status:) Invalid ScheduleTableID_From/To. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence. E_OS_ACCESS (Service Protection:) Caller's access rights are not sufficient. Given schedule table's owner application is not accessible. 	
Functional Description		
OS service NextScheduleTable().		
Particularities and Limitations		
Pre-Condition: None		

Requests the switch of schedule table processing from one schedule table to another after the first one has

Call context

reached its end.

- > TASK|ISR2
- > This function is Synchronous
- > This function is Reentrant

Table 5-43 NextScheduleTable



5.1.44 GetScheduleTableStatus

71177 Cottoolioudio Lubioctatuo					
Prototype					
[(, ,	0[1/	([QL (
L L	([L	1(
Parameter					
ScheduleTableID [in]	The ID of the	schedule	table for w	hich the status sha	all be requested.
ScheduleStatus [out]	Reference to	Schedule	TableStatu	sТуре.	
Return code					
StatusType	E_OS_CA E_OS_PA pointer to interrupt A > - Caller's	ALLEVEL RAM_PO null. E_O API seque access rig	(EXTENDE DINTER (EX S_DISABLE nce. E_OS_ Ihts are not	D status:) Called f TENDED status:) EDINT (Service Pr _ACCESS (Servic	,
Functional Description					
OS service GetScheduleTableStatus().					
Particularities and Limitations					
Pre-Condition: None					
This service queries the state of a schedule table (also with respect to synchronization).					
Call context					
 TASK ISR2 This function is Synchronous					

> This function is Reentrant Table 5-44 GetScheduleTableStatus



5.1.45 StartScheduleTableSynchron

	•		
Prototype			
[(O[([QL1(
Parameter			
ScheduleTableID [in]	The ID of the schedule table which	shall start synchronously	у
Return code			
StatusType	 E_OK No error. E_OS_STATE S already been started. E_OS_ID ScheduleTableID. E_OS_CORE belongs to a foreign core. E_OS from invalid context. E_OS_DIS interrupt API sequence. E_OS_/ Caller's access rights are not s Given schedule table's owner a 	(EXTENDED status:) Intelligence (EXTENDED status:) TELLICITION (EXTENDED STATE) TO SERVICE PROTECTS (Service Protects (Service Protects) (Service Protects)	valid he given object ED status:) Called tection:) Caller is in ction:)
Functional Description			
OS service StartScheduleTableSynchron().			
Particularities and Limitations			
Pre-Condition: None			
This service starts an explicitly synchronized schedule table synchronously. As a result the schedule table enters the state SCHEDULETABLE_WAITING and waits for a synchronization count to be provided.			
Call context			
> TASK ISR2			
> This function is Synchronous			
> This function is Reentrant			

Table 5-45 StartScheduleTableSynchron



5.1.46 SyncScheduleTable

Prototype				
[(Q	([QL ((
Parameter				
ScheduleTableID [in]	The ID of the schedule to	able to the synchronize	ed	
Value [in]	The current value of the	synchronization count	er	
Return code				
StatusType	SCHEDULETABLE_I ScheduleTableID. E_ belongs to a foreign of from invalid context.	qual to SCHEDULETA NEXT. E_OS_ID (EXTE OS_CORE (EXTENDE core. E_OS_CALLEVE E_OS_VALUE (EXTEN ESS (Service Protection ts are not sufficient.	BLE_STOPPED o ENDED status:) In ED status:) The giv IL (EXTENDED sta NDED status:) The on:)	r valid ven object atus:) Called
Functional Description				
OS service SyncScheduleTable().				
Particularities and Limitations				
Pre-Condition: None				
This service provides the schedule table with a synchronization count and starts the synchronization.				

Call context

> TASK|ISR2

> This function is Synchronous

> This function is Reentrant

Table 5-46 SyncScheduleTable



5.1.47 SetScheduleTableAsync

Prototype			
[(O[([QL1(
Parameter			

ScheduleTableID [in]



5.1.48 GetApplicationID

Prototype		
I (0 1(
Parameter		
void	none	
Return code		
ApplicationType	Identifier of the OS-Application.	
Functional Description		
OS service GetApplicationID().		

oo oor rico oou ippiioadoriib().

Particularities and Limitations

This service determines the OS-Application where the caller (Task/ISR/Hook) originally belongs to (was configured to). All system objects (e.g. system hooks, idle task, ...) belong to kernel applications. Kernel applications are regular applications and have valid identifiers. Therefore INVALID_OSAPPLICATION is never returned because there is always a valid application active.

Call context

- > TASK|ISR2|ERRHOOK|PRETHOOK|POSTTHOOK|STARTHOOK|SHUTHOOK|PROTHOOK
- > This function is Synchronous
- > This function is Reentrant

Table 5-48 GetApplicationID

Pre-Condition: None



5.1.49 GetCurrentApplicationID

Prototype		
I (0 1(
Parameter		
void	none	
Return code		
ApplicationType	Identifier of the OS-Application.	
Functional Description		
OS service GetCurrentApplicationID().		
Particularities and Limitations		

Particularities and Limitations

Pre-Condition: None

This service determines the OS-Application where the caller (Task/ISR/Hook) of the service is currently executing. Note that, if the caller is not within a CallTrustedFunction() call, the value is equal to the result of GetApplicationID().

- > TASK|ISR2|ERRHOOK|PRETHOOK|POSTTHOOK|STARTHOOK|SHUTHOOK|PROTHOOK
- > This function is Synchronous
- > This function is Reentrant

Table 5-49 GetCurrentApplicationID



5.1.50 GetApplicationState

Prototype		
[([OT (I ((1 (
Parameter		
Application [in]	The OS-Application from which the state is requested.	
Value [out]	The current state of the application.	
Return code		
StatusType	E_OK No error. E_OS_ID (EXTENDED status:) Invalid Application. E_OS_PARAM_POINTER (EXTENDED status:) Given pointer is NULL. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence.	
Functional Description		
OS service GetApplicationState().		
Particularities and Limitations		
Pre-Condition: None This service returns the current state of an OS-Application.		
Call context		
 TASK ISR2 ERRHOOK PRETHOOK POSTTHOOK STARTHOOK SHUTHOOK PROTHOOK This function is Synchronous 		

Table 5-50 GetApplicationState

> This function is Reentrant



5.1.51 CheckObjectAccess

Prototype											
W	I	(W	(W	Q	(W	Œ QL1((I	QL (W		(
Par	ameter										
ApplID [in]			OS-A	Application	on identifier.						
Obje	ObjectType [in]			Туре	Type of the following parameter.						
Obje	ObjectID [in]			The	The object to be examined.						
Ret	urn cod	de									
ObjectAccessType			> A	> ACCESS if the ApplID has access to the object. NO_ACCESS If:							
			> -	> - ApplID doesn't have access to the object.							
			> -	> - AppIID is invalid.							
				> -	> - ObjectID is invalid.						
Eur	Functional Description										

Functional Description

OS service CheckObjectAccess().

Particularities and Limitations

Pre-Condition: None

This service determines if the OS-Application, given by ApplID, is allowed to use the IDs of a Task, Resource, Counter, Alarm or Schedule Table in API calls.

Call context

- > TASK|ISR2|ERRHOOK|PROTHOOK
- > This function is Synchronous
- > This function is Reentrant

Table 5-51 CheckObjectAccess



5.1.52 CheckObjectOwnership

Prototype							
I W W Q	((W	QL1(OW	(W	(
Parameter							
ObjectType [in]		Type of the f	ollowing parameter.				
ObjectID [in]		The object to	be examined.				
Return code							
ApplicationType		Identifier of t does not exi	he owner OS-Applica st.	ation. INVALID_OS	APPLICATION if	the object	
Functional Des	cription						
OS service Check	ObjectOv	vnership().					
Particularities a	nd Lim	itations					
Pre-Condition: No	ne						
This service determines to which OS-Application a given Task, ISR, Counter, Alarm or Schedule Table belongs.							
Call context							
> TASK ISR2 ERRHOOK PROTHOOK							
	> This function is Synchronous						
> This function is	Reentra	nt					

Table 5-52 CheckObjectOwnership



5.1.53 AllowAccess

Prototype						
[(0 1(
Parameter						
void	none					
Return code						
StatusType	E_OK No error. E_OS_STATE The application is not in the restarting state. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence.					
Functional Description						
OS service AllowAccess().						
Particularities and Limi	tations					
Pre-Condition: None						
This service sets the state of the current OS-Application from APPLICATION_RESTARTING to APPLICATION_ACCESSIBLE.						
Call context						
> TASK ISR2						
> This function is Synchro	> This function is Synchronous					
> This function is Reentrar	nt					

Table 5-53 AllowAccess



5.1.54 TerminateApplication

Prototype	
[(W 1(Œ (I ((
Parameter	
Application [in]	The identifier of the OS-Application to be terminated. If the caller belongs to Application the call results in a self-termination.
RestartOption [in]	Either RESTART for doing a restart of the OS-Application or NO_RESTART if OS-Application shall not be restarted.
Return code	
StatusType	> E_OK No errors E_OS_STATE The state of Application does not allow terminating it:
	> - The application is already terminated.
	> - The application is restarting AND the caller does not belong to the application.
	- The application is restarting AND the caller does belong to the application AND the RestartOption is RESTART. E_OS_ID (EXTENDED status:) Application was not valid. E_OS_VALUE (EXTENDED status:) RestartOption was neither RESTART nor NO_RESTART. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_ACCESS (EXTENDED status:) The caller belongs to a non-trusted OS-Application AND the caller does not belong to given Application TerminateApplication() shall return E_OS_ACCESS. E_OS_DISABLEDINT (Service Protection:) Caller is in interrupt API sequence.

Functional Description

OS service TerminateApplication().

Particularities and Limitations

Pre-Condition: None

This service terminates the OS-Application to which the calling Task/ISR/application specific error hook belongs.

Call context

- > TASK|ISR2|ERRHOOK
- > This function is Synchronous
- > This function is Reentrant

Table 5-54 TerminateApplication



5.1.55 CallTrustedFunction

Prototype						
[0 N Q (N Q ((N X 1(
Parameter						
FunctionIndex [in]	Index of the function to be called.					
FunctionParams [in]	Pointer to the parameters for the function. If no parameters are provided, a NULL pointer has to be passed.					
Return code						
StatusType	 E_OK No error. E_OS_SERVICEID No function defined for this index. E_OS_CALLEVEL (EXTENDED status:) Called from invalid context. E_OS_ACCESS (EXTENDED status:) The given object belongs to a foreign core. E_OS_ACCESS (Service Protection:) 					
	> - Owner application is not accessible.					
Functional Description						
OS service CallTrustedFunction().						
Particularities and Limitations						
Pre-Condition: None						
Each trusted OS-Application	n may export services which are callable from other OS-Applications.					

Call context

- > TASK|ISR2
- > This function is Synchronous
- > This function is Reentrant

Table 5-55 CallTrustedFunction



5.1.56 Check Task Memory Access

Prototype	•										
N] VK Œ]W)	KWLM1(K		U	I	α		
(((QL (
((U	[I		(I	(
((U	[])	(
1(

Parameter

	QL(ID of task
I	(Start address of checked address range
[(Size of checked address range

Return code

т /	
Ι (Returns the access rights of the Task to the given address range

Functional Description

The service distinguishes the memory access rights of a given Task.

Particularities and Limitations

- > The access checks are based upon the "OsAccessCheckRegion" configuration objects.
- > The return value of this functions is typically used with the AUTOSAR OS specified macros
 - > OSMEMORY_IS_READABLE
 - > OSMEMORY IS WRITEABLE
 - > OSMEMORY_IS_EXECUTABLE
 - > OSMEMORY_IS_STACKSPACE

Table 5-56 API Service CheckTaskMemoryAccess



5.1.57 Check ISR Memory Access

Prototype							
N] VK Œ		(W[KWLM1(K	Q[U	I	α	
((Q[(Q[QL (
((U	[I	(I	(
((U	[([(
1(

Parameter

Q[QL(ID of category 2 ISR
I	(Start address of checked address range
[(Size of checked address range

Return code

т .	,	
Ι (Returns the access rights of the ISR to the given address range

Functional Description

The service distinguishes the memory access rights of a given category 2 ISR

Particularities and Limitations

- > The access checks are based upon the "OsAccessCheckRegion" configuration objects.
- > The return value of this functions is typically used with the AUTOSAR OS specified macros
 - > OSMEMORY_IS_READABLE
 - > OSMEMORY IS WRITEABLE
 - > OSMEMORY_IS_EXECUTABLE
 - > OSMEMORY_IS_STACKSPACE

Table 5-57 API Service CheckISRMemoryAccess



5.1.58 OSErrorGetServiceId

Prototype						
W[[Q (0 1(
Parameter						
void	none					
Return code						
OSServiceIdType	none					
Functional Description						
OS service OSErrorGetServ	riceId().					
Particularities and Limi	tations					
Pre-Condition: None						
Provides the service identifi	Provides the service identifier where the error has been risen.					
Call context						
> ERRHOOK						
> This function is Synchronous						
> This function is Reentrar	nt					

Table 5-58 OSErrorGetServiceId

Version 2.12.0 based on template version 6.0.1 © 2017 Vector Informatik GmbH 224



5.1.59 OSError_Os_DisableInterruptSource_ISRID

Prototype		
Q[(0 1(
Parameter		
void	none	
Return code		
ISRType	Requested parameter value.	
Functional Description		
Returns parameter ISRID o	f a faulty Os_DisableInterruptSource call.	
Particularities and Limitations		
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentrar	nt	

Table 5-59 OSError_Os_DisableInterruptSource_ISRID

5.1.60 OSError_Os_EnableInterruptSource_ISRID




Table 5-60 OSError_Os_EnableInterruptSource_ISRID



5.1.61 OSError_Os_EnableInterruptSource_ClearPending




Table 5-61 OSError_Os_EnableInterruptSource_ClearPending

5.1.62 OSError_Os_ClearPendingInterrupt_ISRID




Table 5-62 OSError_Os_ClearPendingInterrupt_ISRID



5.1.63 OSError_Os_IsInterruptSourceEnabled_ISRID

Prototype			
Q[(0	1(
Parameter			
void	none		
Return code			
ISRType	Requested parameter value.		
Functional Description			
Returns parameter ISRID o	a faulty Os_IsInterruptSourceEnabled c	all.	
Particularities and Limitations			
Pre-Condition: None			
no details			
Call context			
> ERRHOOK			
> This function is Synchronous			
> This function is Reentrar	t		

Table 5-63 OSError_Os_IsInterruptSourceEnabled_ISRID

5.1.64 OSError_Os_IsInterruptSourceEnabled_IsEnabled

Prototype			
(2(C)	1(
Parameter			
void	none		
Return code			
boolean *	Requested parameter value.		
Functional Description			
Returns parameter IsEnable	ed of a faulty Os_IsInterruptSourceEnabled call.		
Particularities and Limitations			
Pre-Condition: None			
no details			
Call context			
> ERRHOOK			
> This function is Synchronous			
> This function is Reentrar	nt		

Table 5-64 OSError_Os_IsInterruptSourceEnabled_IsEnabled



5.1.65 OSError_Os_IsInterruptPending_ISRID

Prototype		
Q[(0 1(
Parameter		
void	none	
Return code		
ISRType	Requested parameter value.	
Functional Description		
Returns parameter ISRID o	a faulty Os_IsInterruptPending call.	
Particularities and Limitations		
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentrar	ut	

Table 5-65 OSError_Os_IsInterruptPending_ISRID

5.1.66 OSError_Os_IsInterruptPending_IsPending

Prototype		
(2(0 1(
Parameter		
void	none	
Return code		
boolean *	Requested parameter value.	
Functional Description		
Returns parameter IsPendir	ng of a faulty Os_IsInterruptPending_IsPending call.	
Particularities and Limi	tations	
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchron	nous	
> This function is Reentrar	nt	

Table 5-66 OSError_Os_IsInterruptPending_IsPending



5.1.67 OSError_CallTrustedFunction_FunctionIndex

Prototype			
N Q	(0	1(
Parameter			
void	none		
Return code			
TrustedFunctionIndexType	Requested parameter value.		
Functional Description			
Returns parameter Function	Index of a faulty CallTrustedFunction call.		
Particularities and Limit	ations		
Pre-Condition: None			
no details			
Call context			
> ERRHOOK			
> This function is Synchron	nous		
> This function is Reentrar	ıt		

Table 5-67 OSError_CallTrustedFunction_FunctionIndex

5.1.68 OSError_CallTrustedFunction_FunctionParams




Table 5-68 OSError_CallTrustedFunction_FunctionParams



5.1.69 OSError CallNonTrustedFunction FunctionIndex

Prototype			
W V N Q 0 1((
Parameter			
void	none		
Return code			
Os_NonTrustedFunctionIndexType	Requested parameter value.		
Functional Description			
Returns parameter FunctionIndex of	Returns parameter FunctionIndex of a faulty CallTrustedFunction call.		
Particularities and Limitations			
Pre-Condition: None			
no details			
Call context			
> ERRHOOK			
> This function is Synchronous			
> This function is Reentrant			

Table 5-69 OSError_CallNonTrustedFunction_FunctionIndex

5.1.70 OSError_CallNonTrustedFunction_FunctionParams




Table 5-70 OSError_CallNonTrustedFunction_FunctionParams



5.1.71 OSError StartScheduleTableRel ScheduleTableID




Table 5-71 OSError_StartScheduleTableRel_ScheduleTableID

5.1.72 OSError_StartScheduleTableRel_Offset




Table 5-72 OSError_StartScheduleTableRel_Offset



5.1.73 OSError StartScheduleTableAbs ScheduleTableID




Table 5-73 OSError_StartScheduleTableAbs_ScheduleTableID

5.1.74 OSError_StartScheduleTableAbs_Start




Table 5-74 OSError_StartScheduleTableAbs_Start



5.1.75 OSError_StopScheduleTable_ScheduleTableID




Table 5-75 OSError_StopScheduleTable_ScheduleTableID

5.1.76 OSError_NextScheduleTable_ScheduleTableID_From




Table 5-76 OSError_NextScheduleTable_ScheduleTableID_From



5.1.77 OSError NextScheduleTable ScheduleTableID To




Table 5-77 OSError_NextScheduleTable_ScheduleTableID_To

5.1.78 OSError_StartScheduleTableSynchron_ScheduleTableID




Table 5-78 OSError_StartScheduleTableSynchron_ScheduleTableID



5.1.79 OSError_SyncScheduleTable_ScheduleTableID




Table 5-79 OSError_SyncScheduleTable_ScheduleTableID

5.1.80 OSError_SyncScheduleTable_Value

Prototype	
(0 1(
Parameter	
void	none
Return code	
TickType	Requested parameter value.
Functional Description	
Returns parameter Value of	a faulty SyncScheduleTable call.
Particularities and Limi	tations
Pre-Condition: None	
no details	
Call context	
> ERRHOOK	
> This function is Synchronous	
> This function is Reentra	nt

Table 5-80 OSError_SyncScheduleTable_Value



5.1.83 OSError GetScheduleTableStatus ScheduleStatus




Table 5-83 OSError_GetScheduleTableStatus_ScheduleStatus

5.1.84 OSError_IncrementCounter_CounterID




Table 5-84 OSError_IncrementCounter_CounterID



5.1.85 OSError_GetCounterValue_CounterID

Prototype		
K (0 1(
Parameter		
void	none	
Return code		
CounterType	Requested parameter value.	
Functional Description		
Returns parameter Counter	ID of a faulty GetCounterValue call.	
Particularities and Limitations		
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentrar	ut	

Table 5-85 OSError_GetCounterValue_CounterID



5.1.86 OSError_GetCounterValue_Value

Prototype		
(0 1(
Parameter		
void	none	
Return code		
TickRefType	Requested parameter value.	
Functional Description		
Returns parameter Value of a faulty GetCounterValue call.		
Particularities and Limitations		
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentrar	nt .	

Table 5-86 OSError_GetCounterValue_Value

5.1.87 OSError_GetElapsedValue_CounterID




Table 5-87 OSError_GetElapsedValue_CounterID



5.1.88 OSError_GetElapsedValue_Value




Table 5-88 OSError_GetElapsedValue_Value

5.1.89 OSError_GetElapsedValue_ElapsedValue




Table 5-89 OSError_GetElapsedValue_ElapsedValue



5.1.90 OSError_TerminateApplication_Application




Table 5-90 OSError_TerminateApplication_Application

5.1.91 OSError_TerminateApplication_RestartOption




Table 5-91 OSError_TerminateApplication_RestartOption



5.1.92 OSError_GetApplicationState_Application




Table 5-92 OSError_GetApplicationState_Application

5.1.93 OSError_GetApplicationState_Value




Table 5-93 OSError_GetApplicationState_Value



5.1.94 OSError_GetSpinlock_SpinlockId




Table 5-94 OSError_GetSpinlock_SpinlockId

5.1.95 OSError_ReleaseSpinlock_SpinlockId




Table 5-95 OSError_ReleaseSpinlock_SpinlockId



5.1.96 OSError_TryToGetSpinlock_SpinlockId




Table 5-96 OSError_TryToGetSpinlock_SpinlockId

5.1.97 OSError_TryToGetSpinlock_Success




Table 5-97 OSError_TryToGetSpinlock_Success



5.1.98 OSError Controlldle CorelD




Table 5-98 OSError_Controlldle_CoreID

5.1.99 OSError_Os_GetExceptionContext_Context




Table 5-99 OSError_Os_GetExceptionContext_Context



5.1.100 OSError_Os_SetExceptionContext_Context




Table 5-100 OSError_Os_SetExceptionContext_Context

5.1.101 OSError_Controlldle_IdleMode




Table 5-101 OSError_Controlldle_IdleMode



5.1.102 OSError_locSend_IN

Prototype	
((2(0 1(
Parameter	
void	none
Return code	
void const *	Requested parameter value.
Functional Description	
Returns parameter IN of a f	aulty locSend call.
Particularities and Limi	tations
Pre-Condition: None	
no details	
Call context	
> ERRHOOK	
> This function is Synchro	nous
> This function is Reentrar	nt

Table 5-102 OSError_locSend_IN

5.1.103 OSError_locWrite_IN

Prototype		
((2(0 1(
Parameter		
void	none	
Return code	Return code	
void const *	Requested parameter value.	
Functional Description		
Returns parameter IN of a faulty locWrite call.		
Particularities and Limitations		
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentrant		

Table 5-103 OSError_locWrite_IN



5.1.106 OSError_locReceive_OUT

Prototype		
((2(0 1(
Parameter		
void	none	
Return code		
void const *	Requested parameter value.	
Functional Description		
Returns parameter OUT of a faulty locReceive call.		
Particularities and Limitations		
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentrant		

Table 5-106 OSError_locReceive_OUT

5.1.107 OSError_locRead_OUT

Prototype		
((2(0 1(
Parameter		
void	none	
Return code	Return code	
void const *	Requested parameter value.	
Functional Description		
Returns parameter OUT of a faulty locRead call.		
Particularities and Limitations		
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentrant		

Table 5-107 OSError_locRead_OUT



5.1.108 OSError_locReceiveGroup_OUT

Prototype		
((2(0 1(
Parameter		
void	none	
Return code		
void const *	Requested parameter value.	
Functional Description		
Returns parameter OUT of a faulty locReceiveGroup call.		
Particularities and Limitations		
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentrant		

Table 5-108 OSError_locReceiveGroup_OUT

5.1.109 OSError_locReadGroup_OUT

Prototype		
((2(0 1(
Parameter		
void	none	
Return code		
void const *	Requested parameter value.	
Functional Description		
Returns parameter OUT of a faulty locReadGroup call.		
Particularities and Limitations		
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentrant		

Table 5-109 OSError_locReadGroup_OUT



5.1.110 OSError_StartOS_Mode



Table 5-110 OSError_StartOS_Mode

5.1.111 OSError_ActivateTask_TaskID

Prototype		
(0 1(
Parameter		
void	none	
Return code		
TaskType	Requested parameter value.	
Functional Description		
Returns parameter TaskID of a faulty ActivateTask call.		
Particularities and Limitations		
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentrant		

Table 5-111 OSError_ActivateTask_TaskID



5.1.112 OSError_ChainTask_TaskID

Prototype		
(0 1(
Parameter		
void	none	
Return code		
TaskType	Requested parameter value.	
Functional Description		
Returns parameter TaskID of a faulty ChainTask call.		
Particularities and Limitations		
Pre-Condition: Noneno details		
Call context		
> ERRHOOK> This function is Synchronous> This function is Reentrant		

Table 5-112 OSError_ChainTask_TaskID

5.1.113 OSError_GetTaskID_TaskID




Table 5-113 OSError_GetTaskID_TaskID



5.1.114 OSError GetTaskState TaskID




Table 5-114 OSError_GetTaskState_TaskID

5.1.115 OSError_GetTaskState_State




Table 5-115 OSError_GetTaskState_State



5.1.116 OSError_SetEvent_TaskID

Prototype		
(0 1(
Parameter		
void	none	
Return code		
TaskType	Requested parameter value.	
Functional Description		
Returns parameter TaskID of a faulty SetEvent call.		
Particularities and Limi	ations	
Pre-Condition: Noneno details		
Call context		
 > ERRHOOK > This function is Synchronous > This function is Reentrant 		

Table 5-116 OSError_SetEvent_TaskID

5.1.117 OSError_SetEvent_Mask

Prototype	
M U (0 1(
Parameter	
void	none
Return code	
EventMaskType	Requested parameter value.
Functional Description	
Returns parameter Mask of	a faulty SetEvent call.
Particularities and Limi	tations
Pre-Condition: None	
no details	
Call context	
> ERRHOOK	
> This function is Synchro	nous
> This function is Reentra	nt

Table 5-117 OSError_SetEvent_Mask



5.1.118 OSError_ClearEvent_Mask

Prototype	
M U (0 1(
Parameter	
void	none
Return code	
EventMaskType	Requested parameter value.
Functional Description	
Returns parameter Mask of	a faulty ClearEvent call.
Particularities and Limi	tations
Pre-Condition: Noneno details	
Call context	
> ERRHOOK> This function is Synchronous> This function is Reentrant	

Table 5-118 OSError_ClearEvent_Mask

5.1.119 OSError_GetEvent_TaskID

Prototype		
(0 1(
Parameter		
void	none	
Return code		
TaskType	Requested parameter value.	
Functional Description		
Returns parameter TaskID of a faulty GetEvent call.		
Particularities and Limitations		
Pre-Condition: Noneno details		
Call context		
> ERRHOOK> This function is Synchronous		
> This function is Reentral		

Table 5-119 OSError_GetEvent_TaskID



5.1.120 OSError_GetEvent_Mask

Prototype		
M U (0 1(
Parameter		
void	none	
Return code		
EventMaskRefType	Requested parameter value.	
Functional Description		
Returns parameter Mask of	a faulty GetEvent call.	
Particularities and Limitations		
Pre-Condition: Noneno details		
Call context		
> ERRHOOK> This function is Synchronous> This function is Reentrant		

Table 5-120 OSError_GetEvent_Mask

5.1.121 OSError_WaitEvent_Mask




Table 5-121 OSError_WaitEvent_Mask



5.1.122 OSError GetAlarmBase AlarmID

Prototype		
I (0 1(
Parameter		
void	none	
Return code		
AlarmType	Requested parameter value.	
Functional Description		
Returns parameter AlarmID	of a faulty GetAlarmBase call.	
Particularities and Limitations		
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentrar	ıt	

Table 5-122 OSError_GetAlarmBase_AlarmID

5.1.123 OSError_GetAlarmBase_Info




Table 5-123 OSError_GetAlarmBase_Info



5.1.124 OSError_GetAlarm_AlarmID

Prototype		
I (0 1(
Parameter		
void	none	
Return code		
AlarmType	Requested parameter value.	
Functional Description		
Returns parameter AlarmID of a faulty GetAlarm call.		
Particularities and Limi	tations	
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentrar	nt	

Table 5-124 OSError_GetAlarm_AlarmID

5.1.125 OSError_GetAlarm_Tick

Prototype		
(0 1(
Parameter	,	
void	none	
Return code		
TickRefType	Requested parameter value.	
Functional Description		
Returns parameter Tick of a faulty GetAlarm call.		
Particularities and Limi	itations	
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentra	nt	

Table 5-125 OSError_GetAlarm_Tick



5.1.126 OSError_SetRelAlarm_AlarmID

Prototype		
I (0 1(
Parameter		
void	none	
Return code		
AlarmType	Requested parameter value.	
Functional Description		
Returns parameter AlarmID	of a faulty SetRelAlarm call.	
Particularities and Limitations		
Pre-Condition: None		
no details Call context		
 > ERRHOOK > This function is Synchronous > This function is Reentrant 		

Table 5-126 OSError_SetRelAlarm_AlarmID

5.1.127 OSError_SetRelAlarm_increment

Prototype		
(0 1(
Parameter		
void	none	
Return code		
TickType	Requested parameter value.	
Functional Description		
Returns parameter increment of a faulty SetRelAlarm call.		
Particularities and Limitations		
Pre-Condition: Noneno details		
Call context		
> ERRHOOK> This function is Synchronous		
> This function is Reentral	nt	

Table 5-127 OSError_SetRelAlarm_increment



5.1.128 OSError_SetRelAlarm_cycle

Prototype		
(0 1(
Parameter		
void	none	
Return code		
TickType	Requested parameter value.	
Functional Description		
Returns parameter cycle of	a faulty SetRelAlarm call.	
Particularities and Limitations		
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentrar	nt	

Table 5-128 OSError_SetRelAlarm_cycle

5.1.129 OSError_SetAbsAlarm_AlarmID




Table 5-129 OSError_SetAbsAlarm_AlarmID



5.1.130 OSError SetAbsAlarm start




Table 5-130 OSError_SetAbsAlarm_start

5.1.131 OSError_SetAbsAlarm_cycle




Table 5-131 OSError_SetAbsAlarm_cycle



5.1.132 OSError_CancelAlarm_AlarmID

Prototype		
I (0 1(
Parameter		
void	none	
Return code		
AlarmType	Requested parameter value.	
Functional Description		
Returns parameter AlarmID of a faulty CancelAlarm call.		
Particularities and Limi	tations	
Pre-Condition: None		
no details		
Call context		
> ERRHOOK		
> This function is Synchronous		
> This function is Reentrar	nt	

Table 5-132 OSError_CancelAlarm_AlarmID

5.1.133 OSError_GetResource_ResID

Prototype	
(0 1(
Parameter	
void	none
Return code	
ResourceType	Requested parameter value.
Functional Descriptio	n
Returns parameter ResID	of a faulty GetResource call.
Particularities and Lir	nitations
Pre-Condition: None	
Call context	
> ERRHOOK	
> This function is Synch	ronous
> This function is Reenti	ant

Table 5-133 OSError_GetResource_ResID



5.1.134 OSError ReleaseResource ResID




Table 5-134 OSError_ReleaseResource_ResID

5.1.135 OSError_Os_GetUnhandledIrq_InterruptSource




Table 5-135 OSError_Os_GetUnhandledIrq_InterruptSource



5.1.136 OSError_Os_GetUnhandledExc_ExceptionSource




Table 5-136 OSError_Os_GetUnhandledExc_ExceptionSource

5.1.137 OSError_BarrierSynchronize_BarrierID




Table 5-137 OSError_BarrierSynchronize_BarrierID



5.2 Additional OS services

The OS provides the following additional services which are not part of the AUTOSAR OS specification.

5.2.1 Os_GetVersionInfo

Prototype						
(O[Q	(2	1(
Parameter						
	((Version informati	on (decimal o	coded).	
Return code						
(none			
Functional De	escriptio	n				
AUTOSAR Get	Version Ir	formation A	API.			
Particularities	s and Lir	nitations				
Given object po	` '		MICROSAR OS.			
Call context	, , , , , , , , , , , , , , , , , , ,	0				
> ANY > This function > This function	-					

Table 5-138 Os_GetVersionInfo



5.2.2 Peripheral Access API

The API consists of read, write and bit manipulating functions for 8, 16 and 32 bit accesses.

5.2.2.1 Read Functions

Prototype							
N] VK 0 ((W X ((X: KWV[Q	LM1(W (X I] WUI	X QK (W[:	QL (IXXT I	α 11 11(1	(
N] VK 0 ((W X ((X: KWV[9> (W[K Q 0 9>	WLM1(W (X (I] WUI	X QK (W[QL (IXXT	9>Q LI I1(I	(
1(N) VK 0 ((W X ((X: KWV[1(;: (W[K Q 0 ;:	(X	X QK (W[QL (IXXT	;: α LI I1(I	(
Parameter							
X	QL(a configured olic name m		_		
I (The addre	ss of the pe	ripheral r	egister which s	shall be read.	
Deturn cod							

Return	TATATA	(A
IXCLUIII	CUU	

(
9>(The content of the peripheral register which has been passed in the Address parameter.
;:(parameter.

Functional Description

The function distinguishes the address range of the passed peripheral region. It checks whether the parameter "Address" is within this range. Then it checks whether the calling OS application has access rights to the passed peripheral region.

If all checks did pass the API returns the content of the passed address

Particularities and Limitations

- > If one of the performed checks within the API is not passed the OS treats it as a memory protection violation. The ProtectionHook() is called.
- > The data alignment of the "Address" parameter is not checked by the service function. Misaligned accesses may lead to exceptions.

Table 5-139 Read Peripheral API





Note

The former names of the API functions osReadPeripheral8(), osReadPeripheral16() and osReadPeripheral32() may also be used (the OS is backward compatible).



5.2.2.2 Write Functions

Prototype	
N] VK 0 (W[KWI ((W X Q ((X: I 0 (I) (I)))))) ((((I ())))	LM1(W _ X Q (X QL(WUI QK(W[IXXT LII1(I (
	LM1(W _ X 9>0(
	LM1(W _ X ;: Q (X QL (:] WUI QK (W[IXXT LI I1(I (
Parameter	
X QL(The ID of a configured peripheral region. The symbolic name may be passed here.
I (The address of the peripheral register which shall be written.
((;:(Value which shall be written to the peripheral register.
Return code	

Functional Description

(

The function distinguishes the address range of the passed peripheral region. It checks whether the parameter "Address" is within this range. Then it checks whether the calling OS application has access rights to the passed peripheral region.

If all checks did pass the OS writes the Value into the peripheral register.

none

Particularities and Limitations

- > If one of the performed checks within the API is not passed the OS treats it as a memory protection violation. The ProtectionHook() is called.
- > The data alignment of the "Address" parameter is not checked by the service function. Misaligned accesses may lead to exceptions.

Table 5-140 Write Peripheral APIs





Note

The former names of the API functions osWritePeripheral8(), osWritePeripheral16() and osWritePeripheral32() may also be used (the OS is backward compatible).



5.2.2.3 Bitmask Functions

Prototype	
N] VK O (W[KWI	
((W X Q	(X QL (
((X: I 0 (I)	WUI QK (W[IXXT LI I1(I (
) U])))	
1(
N] VKO (W[KWI	M1(W U X 9> Q
((W X Q	(X QL (
((X: I 0 9>(I] WUI QK (W[IXXT LI I1(I (
((9×(K U	
((9×[U (
	M1/ M II V
N] VK 0 (W[KWI (W X)	M1(W U X ;: 0((X QL (
((X: I 0 ;: (I	•
((;:(K U	(
((;:([U (
1(
Parameter	
	The ID of a configured peripheral region.
Parameter X QL(The ID of a configured peripheral region. The symbolic name may be passed here.
Parameter	
Parameter X QL(The symbolic name may be passed here.
Parameter X QL(The symbolic name may be passed here.
Parameter X QL(I (K U (The symbolic name may be passed here. The address of the peripheral register which shall be modified.
Parameter	The symbolic name may be passed here. The address of the peripheral register which shall be modified.
Parameter X QL(I (K U (9>(K U (;:(The symbolic name may be passed here. The address of the peripheral register which shall be modified.
Parameter	The symbolic name may be passed here. The address of the peripheral register which shall be modified. The mask for the AND operation.
Parameter X QL(I (K U (9×) K U (;:([U (9×)	The symbolic name may be passed here. The address of the peripheral register which shall be modified. The mask for the AND operation.

Functional Description

The function distinguishes the address range of the passed peripheral region. It checks whether the parameter "Address" is within this range. Then it checks whether the calling OS application has access rights to the passed peripheral region.

If all checks did pass the OS performs the following operation:

I (E(OI (.(K U 1(([U C

Particularities and Limitations

> If one of the performed checks within the API is not passed the OS treats it as a memory protection violation. The ProtectionHook() is called.



> The data alignment of the "Address" parameter is not checked by the service function. Misaligned accesses may lead to exceptions.

Table 5-141 Bitmask Peripheral API



Note

The former names of the API functions osModifyPeripheral8(), osModifyPeripheral16() and osModifyPeripheral32() may also be used (the OS is backward compatible).



5.2.3 Pre-Start Task

Prototype							
N] VK 0	[W]	KWLM1(W	М	Χ [0	1(

Parameter

none

Return code

none

Functional Description

The function schedules and dispatches to the pre-start task. The core is initialized that non-trusted function calls can be used safely within this task.

Particularities and Limitations

- > Has to be called on a core which is started as an AUTOSAR core.
- > The core which calls this function must have a configured pre-start task.
- > Must only be called once.
- > Must be called prior to [w[01 but after w Q 01

Table 5-142 API Service Os_EnterPreStartTask



Non-Trusted Functions (NTF) 5.2.4

Prototype
N] VK O[(W[KWLM1(W K V N Q
((WVNQ(NQ)
((WVNX(NX)
1(
Parameter
N Q (The Index of the non-trusted function.
N X Pointer to parameters which are passed to the non-trusted function.
Return code
M WS(No error.
$M \ W[\ [\ M \ QKMQL(\ No function defined for this index. \]$
M W[KI TTM MT((Called from invalid context. (EXTENDED status)
M W[I KKM[[((The given object belongs to a foreign core. (EXTENDED status)
M W[I KKM[[((Owner OS application is not accessible. (Service Protection)
M W[[a[VW V N[IKS No further NTF-Stacks available. (EXTENDED status)
Functional Description
Performs a call to the non-trusted function passed in "N Q ".
Particularities and Limitations
> The non-trusted function will not be able to return any values. It has no access rights to the data structure of the caller referenced by the "N $^{\times}$ " parameter.
> This API service may be called with disabled interrupts.

Table 5-143 Call Non-Trusted Function API



5.2.5 **Fast Trusted Functions**

Prototype							
N] VK 0[(W[KWLM1(WKN	N (
Q (/ H N	O / NT						
((W N N	Q (N X	Q ((N X (
((W N N	X	(N X (
±(
Parameter							
N Q (Index of the function to be co	called.					
N X (Pointer to the parameters fo	or the function.					
	If no parameters are provide	ed a NULL pointer has to be passed.					
Return code							
M WS(No error.						
M W[[M QKMQL(No function defined for this i	index.					
Functional Description							
Performs a call to the fast trusted function passed in "N Q ".							
Particularities and Limitation	ons						
> May be called with interrupts	disabled						



5.2.6 Interrupt Source API

5.2.6.1 Disable Interrupt Source

Prototype							
N] VK 0[(((Q[(Q[QL(1(W[KWLM1(W L Q [Q						
Parameter							
Q[QL(The ID of a category 2 ISR.						
Return code							
M WS(No error.						
M W[QL(ISRID is not a valid category 2 ISR identifier (EXTENDED status)						
M W[KITTM MT(Wrong call context of the API function (EXTENDED status)						
M W[IKKM[[(W[I KKM[[(The calling application is not the owner of the ISR passed in ISRID (Service Protection)						
Functional Description							
MICROSAR OS disables the interrupt source by modifying the interrupt controller registers.							
Particularities and Limi	itations						
> May be called for categor	ory 2 ISRs only.						

Table 5-144 API Service Os_DisableInterruptSource



Caution

Depending on target platform (e.g. ARM platforms), the ISR may still become active although Os_DisableInterruptSource has returned E_OK.

This may be caused by hardware racing conditions e.g. when the interrupt is requested immediately before the effect of Os_DisableInterruptSource becomes active.



5.2.6.2 Enable Interrupt Source

Prototype								
N] VK 0[(W[KWLM1(W	M	Q	[α	
((Q[(Q[QL (
(((K	X	(
1(
Parameter								
Parameter								
Q[QL(Tr	e ID of a cate	gory 2	SR.			

QL QL(The ID of a category 2 ISR.
K X (Defines whether the pending flag shall be cleared (TRUE) or not (FALSE).
Return code	
M WS(No error.
M W[QL(ISRID is not a valid category 2 ISR identifier ID (EXTENDED status)
M W[KITTM MT((Wrong call context of the API function (EXTENDED status)
M W[IT] M((The parameter "ClearPending" is not a boolean value (EXTENDED status)
M W[IKKM[[((The calling application is not the owner of the ISR passed in ISRID (Service Protection)

Functional Description

MICROSAR OS enables the interrupt source by modifying the interrupt controller registers. Additionally it may clear the interrupt pending flag

Particularities and Limitations

> May be called for category 2 ISRs only

Table 5-145 API Service Os_EnableInterruptSource



5.2.6.3 Clear Pending Interrupt

Prototype			
N] VK 0[(Q[QL(1((W[KWLM1(WKXQ		
Parameter			
Q[QL(The ID of a category 2 ISR.		
Return code			
M WS(No errors		
M W[QL(ISRID is not a valid category 2 ISR identifier (EXTENDED status)			
M W[KITTM MT(Violation (EXTENDED status)		
M W[IKKM[[(The calling application is not the owner of the ISR passed in ISRID (Service		

Functional Description

MICROSAR OS clears the interrupt pending flag by modifying the interrupt controller registers.

Protection)

Particularities and Limitations

> May be called for category 2 ISRs only

Table 5-146 API Service Os_ClearPendingInterrupt



Note

In order to minimize the risk of spurious interrupts, Os_ClearPendingInterrupt shall be called only after the ISR (IsrId) has been disabled and before it is enabled again.



Note

The API service tries to clear the pending flag only. The interrupt cause has to be reset by the application software. Otherwise the flag may be set again immediately after it has been cleared by the API. This may be the case e.g. with level triggered ISRs.



Check Interrupt Source Enabled 5.2.6.4

Drototypo		
Prototype		
N] VK 0[(W[KWLM1(W Q Q [M Q	
((Q[(Q[QL (THIT ON THE TANKSON OF THE TANKSON O	
((X: I 0 (I)	WUI QK (W[I VWQVQ 1(Q M (
1(
Parameter		
Q[QL(The ID of a category 2 ISR.	
Q M (Defines wether the source of the ISR is enabled (TRUE) or not (FALSE)	
Return code		
M WS(No errors	
M W[QL(ISRID is not a valid category 2 ISR identifier (EXTENDED status)	
M W[KITTM MT(Wrong call context of the API function (EXTENDED status)	
M W[IKKM[[(The calling application is not the owner of the ISR passed in ISRID (Service Protection)	
M W[XI IU XWQV M (Given pointer parameter (isEnabled) is NULL (EXTENDED status)	
Functional Description		
MICROSAR OS checks if the interrupt source is enabled reading the interrupt controller registers and update the boolean addressed by IsEnabled accordingly		
Particularities and Limitations		
> May be called for category 2 ISRs only		

Table 5-147 API Service Os_IsInterruptSourceEnabled



5.2.7 Detailed Error API

5.2.7.1 Get detailed Error

Prototype	
N] VK 0[(V	·
((W M Q 1((M
Parameter	
M (Output parameter of type Os_ErrorInformationRefType
Return code	
M WS(No error.
M W[KITTM MT(Called from invalid context. (EXTENDED status)
M WQWX UI IX]W M	Given parameter pointer is NULL. (EXTENDED status)

Functional Description

Returns error information of the last error occurred on the local core.

Particularities and Limitations

> The ErrorRef output parameter is a struct which holds the 8 bit AUTOSAR error code, the detailed error code and the service ID of the causing API service.

Table 5-149 API Service Os_GetDetailedError

© 2017 Vector Informatik GmbH Version 2.12.0 280



5.2.7.2 Unhandled Interrupt Requests

Prototype	
	V[KWLM1(W O] Q Q
((W Q [Q (Q [(
Τ(
Parameter	
Q [(Output parameter of type Os_InterruptSourceIdRefType
Return code	
M WS(No error.
M W[KW M(Called from a non-AUTOSAR core (EXTENDED status)
M WQWX UI IX]W M	Null pointer passed as argument (EXTENDED status)
M W[[I M(No unhandled interrupt reported since start up (EXTENDED status)
Functional Description	
In case of an unhandled inte	rrunt request the triggering interrupt source can be distinguished with this

In case of an unhandled interrupt request the triggering interrupt source can be distinguished with this service.

Particularities and Limitations

> The return value of this function may be interpreted differently for different controller families.

Table 5-150 API Service Os_GetUnhandledIrq

© 2017 Vector Informatik GmbH Version 2.12.0 281



Unhandled Exception Requests 5.2.7.3

Prototype	
N] VK 0[(W	T[KWLM1(W O] M Q
((W M [Q (M [
1(
Parameter	
M [(Output parameter of type Os_ExceptionSourceIdRefType
Return code	
M WS(No error.
M W[KW M(Called from a non-AUTOSAR core (EXTENDED status)
M WQWX UI IX]W M	Null pointer passed as argument (EXTENDED status)
M W[[I M(No unhandled exception reported since start up. (EXTENDED status)
Functional Description	

In case of an unhandled exception request the triggering exception source can be distinguished with this service.

Particularities and Limitations

> The return value of this function may be interpreted differently for different controller families.

Table 5-151 API Service Os_GetUnhandledExc

© 2017 Vector Informatik GmbH Version 2.12.0 282



5.2.8 Stack Usage API

All Service API functions which calculate stack usage are working in the same way.

- > The service performs error checks:
 - validity of passed parameters
 - existence of OS Hook routine (if hook stacks are queried)
 - cross core checks (when stack sizes are queried of stacks which are located on a foreign core)
 - > if one of these checks fails, the OS initiates error handling (ErrorHook() is called)
- > Calculates the maximum stack usage of the gueried stack since call of StartOS()
- > Returns the stack usage in bytes
- Stack Usage API services may be called from any context
- > Stack Usage API services may be used cross core




Table 5-152 Overview: Stack Usage Functions



Caution

Any stack usage function must not be used cross core with interrupts disabled.



5.2.9 RTE Interrupt API

MICROSAR OS provides optimized interrupt en-/disable functions for exclusive usage by the RTE module of Vector.

API Name	Alias (for backward compatibility)	Comment	
Os_DisableLevelAM()	osDisableLevelAM()	non nestable service to disable all category 2 interrupts callable from any mode	
Os_DisableLevelKM()	osDisableLevelKM()	non nestable service to disable all category 2 interrupts callable from kernel mode	
Os_DisableLevelUM()	non nestable service to disable 2 interrupts callable from user r		
Os_EnableLevelAM()	osEnableLevelAM()	non nestable service to enable all category 2 interrupts callable from any mode	
Os_EnableLevelKM()	osEnableLevelKM()	non nestable service to enable all category 2 interrupts callable from kernel mode	
Os_EnableLevelUM()	osEnableLevelUM()	non nestable service to enable all category 2 interrupts callable from user mode	
Os_DisableGlobalAM()	osDisableGlobalAM()	non nestable service to disable all interrupts callable from any mode	
Os_DisableGlobalKM()	osDisableGlobalKM()	non nestable service to disable all interrupts callable from kernel mode	
Os_DisableGlobalUM()	osDisableGlobalUM()	non nestable service to disable all interrupts callable from user mode	
Os_EnableGlobalAM()	osEnableGlobalAM()	non nestable service to enable all interrupts callable from any mode	
Os_EnableGlobalKM()	osEnableGlobalKM()	non nestable service to enable all interrupts callable from kernel mode	
Os_EnableGlobalUM()	osEnableGlobalUM()	non nestable service to enable all interrupts callable from user mode	



Caution

RTE interrupt handling functions should not be used by the application and are listed here to avoid naming collisions.



5.2.10 Time Conversion Macros

Based on counter configuration attributes conversion macros are generated which are capable to convert from time into counter ticks and vice versa.

There are a set of conversion macros for each configured OS counter



Caution

The conversion macros embody multiplication operations which may lead to a data type overflow. The macros are not capable to detect these overflows



Caution

Although the results of the macros are mathematically rounded the result will still be an integer (e.g. results smaller than 0.5 are used as 0).

5.2.10.1 Convert from Time into Counter Ticks

OS_NS2TICKS_ <counter name="">(x)</counter>	x is given in nanoseconds
OS_US2TICKS_ <counter name="">(x)</counter>	x is given in microseconds
OS_MS2TICKS_ <counter name="">(x)</counter>	x is given in milliseconds
OS_SEC2TICKS_ <counter name="">(x)</counter>	x is given in seconds

Table 5-153 Conversion Macros from Time to Counter Ticks

5.2.10.2 Convert from Counter Ticks into Time

OS_TICKS2NS_ <counter name="">(x)</counter>	The result is in nanoseconds
OS_TICKS2US_ <counter name="">(x)</counter>	The result is in microseconds
OS_TICKS2MS_ <counter name="">(x)</counter>	The result is in milliseconds
OS_TICKS2SEC_ <counter name="">(x)</counter>	The result is in seconds

Table 5-154 Conversion Macros from Counter Ticks to Time



5.2.11 OS Initialization

■ P .	ro	70	74	na
	I III waa	447	10.14	MY -

N] VK 0 (W[KWLM1(W Q 0 1(

Parameter

none

Return code

none

Functional Description

The function performs all the basic OS initialization which includes

- > Variable initialization
- > Interrupt controller initialization
- > System MPU initialization in SC3 and SC4 systems (if supported by platform)
- > Synchronization barriers in multi core systems

Particularities and Limitations

- > A function call to this service must be available on all available cores (even for cores which are intended to be a non-AUTOSAR core)
- > After call of w Q 01 the AUTOSAR interrupt API may be used.
- > After Call of $w \in \mathcal{Q}$ 01(the API GetCoreID may be used.
- > Pre-Condition:
 - > Os_Init may only be called if the interrupts are globally disabled.
 - > Either disable the interrupts by using the global flag or, in case of Cortex M platform, disable the interrupts by setting the highest possible interrupt level (BASEPRI register).

Table 5-155 API Service Os_Init

Prototype

N] VK 0 (W[KWLM1(W Q U 0 1(

Parameter

none

Return code

none

Functional Description

> This is an API function which is provided within all BSWs of Vector. It initializes variables of the BSW. Within the OS module this function is currently empty

Particularities and Limitations

> This service must be called on all available cores (even for cores which are intended to be a non-AUTOSAR core)

Table 5-156 API Service Os_InitMemory



5.2.12 Timing Hooks

Implementation of all timing hooks must conform to the following guidelines:

- > They are expected to be implemented as a macro.
- > Reentrancy is possible on multicore systems with different caller core IDs.
- > Calls of any operating system API functions are prohibited within the hooks.



Note

All hooks are called from within an OS API service. Interrupts are disabled

5.2.12.1 Timing Hooks for Activation

5.2.12.1.1 Task Activation

Macro		
(W[P	IKQI QWV0 Q (L K Q (K K Q 1(
Parameter		
Q (Identifier of the task which is activated	
L K Q(Identifier of the core on which the task is activated	
K K Q (Identifier of the core which performs the activation (has called ActivateTask(), has called ChainTask() or has performed an alarm/schedule table action to activate a task)	
Return code		
none		
Functional Description		
This hook is called on the caller core when that core has successfully performed the activation of TaskId on the destination core. On single core systems both core IDs are identical.		
Particularities and Limitations		
> Due to internal implementation $\mbox{\tt L}$ $\mbox{\tt K}$ $\mbox{\tt Q}$ and $\mbox{\tt K}$ $\mbox{\tt Q}$ are always the same.		



5.2.12.1.2 Task Activation Exceeding Limit



5.2.12.1.4 Wait Event Not Waiting

Macro									
(W[P K K Q 1(_IQMMVVW_IQOQ(MUCLKQ(
I I Q I(
Parameter									
Q (Identifier of the task which is waiting for the event								
M U (A bit mask with the events for which the task is waiting								
L K Q (Identifier of the core on which the task is waiting for the event								
K K Q (Identifier of the core which performs the wait event (has called WaitEvent())								
Return code									
none									
Functional Description	on								
This hook is called on the caller core when that core has successfully performed the wait event call on the destination core and the events waiting are already set and calling task stays in state RUNNING.									
Particularities and Limitations									
> Due to internal imple	> Due to internal implementation $\tt L K Q and K Q are always the same.$								



5.2.12.1.5 Timing Hook for Context Switch

Macro	
	PML] TM ON Q (N (
Q ((K K Q 1(
Parameter	
N Q (Identifier of the thread (task, ISR) which has run on the caller core before the switch took place
N (OS_VTHP_TASK_TERMINATION
	> The thread is a task, which has just been terminated. OS_VTHP_ISR_END
	> The thread is an ISR, which has reached its end.
	OS_VTHP_TASK_WAITEVENT
	> The thread is a task, which waits for an event.
	OS_VTHP_TASK_WAITSEMA > The thread is a task, which waits for the release of a semaphore.
	OS VTHP THREAD PREEMPT
	> The thread is interrupted by another one, which has higher priority.
Q (The identifier of the thread, which runs from now on
(OS_VTHP_TASK_ACTIVATION
	> The thread is a task, which was activated.
	OS_VTHP_ISR_START
	> The thread is an ISR, which now starts execution.
	OS_VTHP_TASK_SETEVENT > The thread is a task, which has just received an event it was
	waiting for. It resumes execution right behind the call of WaitEvent().
	OS_VTHP_TASK_GOTSEMA
	The thread is a task, which has just got the semaphore it was waiting for.
	OS_VTHP_THREAD_RESUME:
	The thread is a task or ISR, which was preempted before and becomes running again as all higher priority tasks and ISRs do not run anymore.
K K Q (Identifier of the core which performs the thread switch

Return code

none

Functional Description

This hook is called on the caller core when that core in case it performs a thread switch (from one task or ISR to another task or ISR). On single core systems both core IDs are always identical.

Particularities and Limitations

> None



5.2.12.2 Timing Hooks for Locking Purposes

5.2.12.2.1 Get Resource

Macro							
(W[P OV	M[0 Q (K K Q 1(
Parameter							
Q (Identifier of the resource which has been taken						
K K Q (Identifier of the core where GetResorce() was called						
Return code							
none							
Functional Description							
The OS calls this hook on a successful call of the API function GetResource(). The priority of the calling task or ISR has been increased so that other tasks and ISRs on the same core may need to wait until they can be executed.							
Particularities and Lim	tations						
> none							

5.2.12.2.2 Release Resource
Macro
(W[P MT M[0 Q (K K Q 1(
Parameter
Q (Identifier of the resource which has been released
K K Q (Identifier of the core where ReleaseResorce() was called
Return code
None
Functional Description
The OS calls this hook on a successful call of the API function ReleaseResource(). The priority of the calling task or ISR has been decreased so that other tasks and ISRs on the same core may become running as a result.
Particularities and Limitations
> none

© 2017 Vector Informatik GmbH Version 2.12.0 291



5.2.12.2.3 Request Spinlock

Macro									
	(W[Р	MY [XQVTWKS 0[Q (K	K	Q 1(
Parame	eter								
[Q (Identifier of the spinlock	which has been re	quested	l			
K K Q (Identifier of the core where GetSpinlock() was called									

Return code

none

Functional Description

The OS calls this hook on any attempt to get a spinlock. The calling task or ISR may end up in entering a busy waiting loop. In such case other tasks or ISRs of lower priority have to wait until this task or ISR has taken and released the spinlock.

Particularities and Limitations

- > The hook is not called for optimized spinlocks
- > The hook is called only on multicore operating system implementations

5.2.12.2.4 Request Internal Spinlock

	=								
Macro									
	[W	Р	MY	Q[XQVTWKS 0[Q	(K	K	Q 1(
Param	eter								
[Q (ld	entifier of the spinlock w	hich has	been rec	quested		
K	K Q	(Id	entifier of the core wher	e the inte	rnal spin	lock was	requested	
Return	n code								
none									

Functional Description

The OS calls this hook on any attempt to get a spinlock for the OS itself. The OS may end up in entering a busy waiting loop. In such case other program parts on this core have to wait until the OS has taken and released the spinlock.

Particularities and Limitations

> Only called for Spinlocks which used internally by the OS

© 2017 Vector Informatik GmbH Version 2.12.0 292



5.2.12.2.5 Get Spinlock

Macr	ro						
	(W[P OW	[XQVTWKS 0[Q (K	K	Q 1(
Para	meter						
[Q (Identifier of the spinlo	ck which has been to	aken		
K	K Q	(Identifier of the core w	where GetSpinlock()	or TryTo	GetSpinlock()	were called

Return code

none

Functional Description

The OS calls this hook whenever a spinlock has successfully been taken.

If a previously attempt of getting the spinlock was not successful immediately (entered busy waiting loop), this hook means that the core leaves the busy waiting loop.

From now on no other thread may get the spinlock until the current task or ISR has released it.

Particularities and Limitations

- > The hook is not called for optimized spinlocks
- > The hook is called only on multicore operating system implementations

5.2.12.2.6 Get Internal Spinlock

Macro							
	(W[P 0	W Q[XQVTWKS 0[Q (K	K	Q 1(
Paramo	eter						
[Q (Identifier of the spinlock w	hich has been t	aken		
K	K Q	(Identifier of the core wher	e the internal sp	inlock has	been taken	

Return code

None

Functional Description

The OS calls this hook whenever a spinlock has successfully been taken by the OS itself.

If a previously attempt of getting the spinlock was not successful immediately (entered busy waiting loop), this hook means that the core leaves the busy waiting loop.

From now on no other thread may get the spinlock until the OS has released it.

Particularities and Limitations

> Only called for Spinlocks which used internally by the OS

294



5.2.12.2.7 Release Spinlock

Macro										
	(W[P	MT [XQVTWKS 0[Q (K	K Q 1(
Parame	eter									
[[Q (Identifier of the spinlock which has been released									
K	K Q(Identifier of the core who	ere ReleaseSpinlo	ck() was called						
Return	code									
none										
Functio	onal Description	ı								
The OS	The OS calls this hook on a release of a spinlock. Other tasks and ISR may take the spinlock now.									
Particularities and Limitations										
 The hook is not called for optimized spinlocks The hook is called only on multicore operating system implementations 										

5.2.12.2.8 Release Internal Spinlock

Macro								
	(W[P	MT Q[XQVTWKS 0[Q (K	K	Q 1(
Parame	eter							
[Q (Identifier of the spinlock which	h has been relea	ased				
K	K Q (Identifier of the core where the	e internal spinlo	ck has b	peen released			
Return o	code							
none								
Functio	nal Descript	ion						
The OS calls this hook on a release of a spinlock. Other tasks and ISR may take the spinlock now.								
Particularities and Limitations								
> Only o	called for Spinl	ocks which used internally by the (os					



5.2.12.2.9 Disable Interrupts

Macro											
(W[P	LQ[I	TMLQV	0Q	Т	Q	(K	K	Q 1(
Parameter											
Q T	2 (In in w O In	terrupt leve hich also pr S_VTHP_A terrupts ha	ve bee I has I event LLINT ve bee	en disa been d s task FERRU en disa	abled hang swite JPTS abled	by mea ed in or h and a : by mea	der to disa larm/sche	able all c dule tabl global int	nterrupt level. That category 2 interrupts, le management. terrupt enable/disabl tegory 1 interrupts ar	le
K K	Q (Id	entifier of th	ne cor	e whe	re int	errupts	are disable	ed		

Return code

none

Functional Description

The OS calls this hook if the application has called an API function to disable interrupts.

The parameter IntLockId describes whether category 1 interrupts may still occur. Mind that the two types of interrupt locking (as described by the IntLockId) are independent from each other so that the hook may be called twice before the hook OS VTH ENABLEDINT is called, dependent on the application.

Particularities and Limitations

> The hook is not called for operating system internal interrupt locks

© 2017 Vector Informatik GmbH Version 2.12.0 295



5.2.12.2.10 Enable Interrupts

Macro										
	(W[P MV	I TMLQV	0Q	Т	Q	(K	K	Q í	1(
Parame	ter									
Q T	Q (OS_VTHP.	- nterrup ntil thi ook ha _ALLII nterrup	ots had s hook as retu NTERI ots had	d beek was irned RUPT d bee	n disable called. S n disable	The OS re	elease	the current interrupt level es this lock right after the the global interrupt called. The OS releases this
								s returned		alled. The OO releases this
K	K Q	(Identifier of	the c	ore wh	nere i	nterrupts	s are disab	oled	

Return code

None

Functional Description

The OS calls this hook if the application has called an API function to enable interrupts. Mind that the two types of interrupt locking (as described by the IntLockId) are independent from each other so that interrupts may still be disabled by means of the other locking type after this hook has returned.

Particularities and Limitations

> The hook is not called for operating system internal interrupt locks



5.2.13 PanicHook

Prototype
N] VK 0 (W[XI VQKPWWS KWLM1(W X P 0 1(

Parameter

none

Return code

none

Functional Description

Called upon kernel panic mode.

Particularities and Limitations

- > Trusted access rights
- > Interrupts are disabled
- > No OS API service calls are allowed



5.2.14 Barriers

Prototype						
N] VK O[(W[KWLM1(W	[α					
((W Q (Q)L(
1						
Parameter						
BarrierID(The barrier to which rhe task shall be synchronized.					
Return code						
E_OK	No error					
E_OS_ID	Invalid BarrierID (EXTENDED status)					
E_OS_CALLEVEL	Called from invalid context (EXTENDED status)					
E_OS_SYS_NO_BARRIER_PARTICIPANT	 The given barrier is not configured for the local core (EXTENDED status) 					
	Task is not configured to participate the barrier (EXTENDED status)					
Functional Description						
Synchronize the calling task at the barrier given in "BarrierID".						
The calling task is blocked until all other participating tasks call this API with the same "BarrierID".						
Particularities and Limitations						
> none						
Call context						
> Task						

Table 5-157 Barriers

Version 2.12.0 based on template version 6.0.1 © 2017 Vector Informatik GmbH 298



5.2.15 Exception Context Manipulation

5.2.15.1 Os_GetExceptionContext

Prototype									
N] VK 0[[W]	KWLM1(W O	M	K	α			
((W M	K		(K	(
1									
Parameter									
Context(Current exception context.						
Return code									
E_OK			No error						
E_OS_PARAM_POINTER			given pointer is a NULL_PTR (EXTENDED status)						
E_OS_CALLEVEL			Called from invalid context (EXTENDED status)						
E_OS_SYS_UNIMPLEMENTED_FUNCTIONALITY			Context manipulation is not supported on this hardware (EXTENDED status)						
Functional Description									
Getter function for the exception context.									
Returns the context structure of the thread interrupted by an exception.									
Particularities and Limitations									
> none									
Call context									
> ProtectionHook									

Table 5-158 Os_GetExceptionContext



5.2.15.2 Os_SetExceptionContext

Prototype							
N] VK O[(W[KWLM1(W [M K Q						
((W M K (K	(
1							
Parameter							
Context(Context to set.						
Return code							
E_OK	No error						
E_OS_PARAM_POINTER	given pointer is a NULL_PTR (EXTENDED status)						
E_OS_CALLEVEL	Called from invalid context (EXTENDED status)						
E_OS_SYS_UNIMPLEMENTED_FUNCTIONALITY	Context manipulation is not supported on this hardware (EXTENDED status)						
Functional Description							
Setter function for the exception context.							
Writes the given context into the exception context structure.							
Particularities and Limitations							
> none							
Call context							
> ProtectionHook							

Table 5-159 Os_SetExceptionContext



5.3 Calling Context Overview

The following table gives an overview about the valid context for MICROSAR OS additional API service calls.

Calling Context	*	Category 1 ISR	Category 2 ISR	Error Hook	PreTask Hook	PostTask Hook	Startup Hook	Shutdown Hook	Alarm Callback	Protection Hook	Before Start of OS	Pre-Start Task	OC callbacks
API Service	Task	Cat	Cat	П	Pre	Pos	Sta	Shu	Ala	Pro	Bef	Pre	<u>0</u>
Peripheral Access APIs	Х		Х	Χ	Χ	Χ	Χ	Χ	Χ	Х		Х	
Os_EnterPreStartTask											Х		
Os_CallNonTrustedFunction	Χ		Х									Х	
Os_DisableInterruptSource	Χ		Х										
Os_EnableInterruptSource	Х		Х										
Os_ClearPendingInterrupt	Χ		X										
Os_GetDetailedError				Χ									
Os_GetUnhandledIrq	Х		Х	Χ	Χ	Х	Χ	X	Χ	Х			
Os_GetUnhandledExc	Χ		X	Χ	Χ	Χ	Χ	X	Χ	X			
Stack Usage APIs	Χ		X	Χ	Χ	Χ	Χ	X	Χ	X			
Time Conversion Macros	Χ		X	Χ	Χ	Χ	Χ	X	Χ	X			
Os_Init											Χ		
CheckISRMemoryAccess	Χ		X	Χ						Х			
CheckTaskMemoryAccess	Χ		X	Χ						X			
CallTrustedFunction	Χ		X									Х	
Os_CallFastTrustedFunction	Χ		Х									Х	
Os_BarrierSynchronize	Χ												
Os_GetExceptionContext										Χ			
Os_SetExceptionContext										Χ			

Table 5-160 Calling Context Overview

Technical Reference MICROSAR OS



7 Glossary

Term	Description
Non-trusted function (NTF)	A non-trusted function is a functional service provided by a non-trusted OS application. It runs in the non-privileged mode of the processor with restricted memory rights.
Application	Any software parts that uses the OS. This may include other software modules or customer software (don't confuse this with the OS-application object).
Pre-start task	An OS task which may run before StartOS has been called. Within the pre-start task the usage of non-trusted functions is allowed.
OS-application	An OS object of type application.
	The priority of the highest category 2 ISR



8 Contact

Visit our website for more information on

- > News
- > Products
- > Demo software
- > Support
- > Training data
- > Addresses

www.vector.com