
Computer Organization

Architecture diagram:



Detailed description of the implementation:

IF/ID: pipeline: 當rst_i等於1的時 ID/EX:

```
module IFID(
                     候,將input傳給output,
   input clk i,
   input rst i,
  input [31:0] pc_i, 其餘等於0時歸零
   input [31:0] instr i,
   output reg [31:0] pc o,
   output reg [31:0] instr o
always@(posedge clk i)begin
   if (rst i) begin
     pc o=pc i;
      instr o=instr i;
   end
   else begin
     pc o=0;
     instr o=0;
   end
end
endmodule
```

EX/MEM:

```
always@(clk i)begin
      if (rst i)begin
         RegWrite o = RegWrite i;
        MemtoReg_o = MemtoReg_i;
         Branch o = Branch i;
         PCadd sum o = PCadd sum i;
        ALU zero o = ALU zero i;
         ALU result o = ALU result i;
         RTdata o = RTdata i;
         RDdata o = RDdata i;
        MemRead o = MemRead i;
        MemWrite o = MemWrite i;
      end
      else begin
        RegWrite o = 0;
        MemtoReg o = 0;
        Branch o = 0;
         PCadd sum o = 0;
        ALU zero o = 0;
        ALU result o = 0;
        RTdata o = 0;
         RDdata o = 0;
        MemRead o = 0;
        MemWrite o = 0;
      end
    end
endmodule
```

always@(posedge clk i)begin if (rst i) begin RegWrite o=RegWrite i; Branch o=Branch i; ALUOp o=ALUOp i; ALUSTC o=ALUSTC i; pc o=pc i; RSdata o=RSdata i; RTdata o=RTdata i; Imm Gen o=Imm Gen i; alu_ctrl_o=alu_ctrl_i; RDdata o=RDaddr i; MemRead o=MemRead i; MemWrite_o=MemWrite_i; MemtoReg_o=MemtoReg_i; Rsl o=Rsl i; Rs2 o=Rs2 i; else begin RegWrite o=0; Branch o=0; ALUOp o=0; ALUSrc o=0; pc o=0; RSdata o=0; RTdata o=0; Imm Gen o=0; alu ctrl o=0; RDdata o=0; MemRead o=0; MemWrite o=0; MemtoReg o=0; Rs1 o=0; Rs2 o=0;

end

endmodule

MEM/WB:

```
module MEMWB(
  input clk i,
  input rst i,
  input RegWrite i,
  input [31:0] MemData_i,
  input [31:0] ALU result i,
  input [4:0] RDdata i,
  input MemtoReg i,
  output reg RegWrite o,
  output reg MemtoReg o,
  output reg [31:0] MemData o,
  output reg [31:0] ALU result o,
   output reg [4:0] RDdata o
   );
always@(posedge clk i)begin
   if (rst i) begin
     RegWrite o=RegWrite i;
     MemtoReg o=MemtoReg i;
     MemData o=MemData i;
     ALU result o=ALU result i;
     RDdata o=RDdata i;
   end
   else begin
      RegWrite o=0;
     MemtoReg o=0;
     MemData o=0;
     ALU result o=0;
     RDdata o=0;
   end
end
endmodule
```

Forwarding unit:

module ForwardingUnit(
 input [4:0] Rsl,

input [4:0] Rs2,

如果EX/MEM.Rd等於現在的Rd且EX/MEM.regWrite等於1,就讓mux選2,如果MEM/WB.Rd等於現在的Rd且MEM/WB.regWrite等於1,就

```
在ID/EX前面檢查MEM/WB的
module IDMUX(
   input [31:0] ID RS,
                             forwarding
   input [31:0] ID RT,
   input [31:0] WB data,
   input [4:0] Rsl,
   input [4:0] Rs2,
   input [4:0] MEM Rd,
   input MEM regWrite,
   output [31:0] IDMUX RS,
   output [31:0] IDMUX RT
    );
assign IDMUX RS=(Rsl==MEM Rd && MEM regWrite==1)?WB data:
         ID RS;
assign IDMUX RT=(Rs2==MEM Rd && MEM regWrite==1)?WB data:
         ID RT;
endmodule
```

Implementation results:

Data 1:

```
PC =
              136
     Data Memory =
                                                                             0
                                0,
                                        0,
                                               0,
                                                       0,
                                                                      0,
                                                                             0
     Data Memory =
                         0,
                                                              0,
     Data Memory =
                         0,
                                0,
                                        0,
                                               0,
                                                       Ο,
                                                              0,
                                                                      0,
                                                                             0
     Data Memory =
     Registers
     R0 =
                0, R1 =
                             50, R2 =
                                          18, R3 =
                                                       32, R4 =
                                                                     82, R5 =
                                                                                  114, R6 =
                                                                                                 18, R7 =
                             0, R10 =
                                          0, R11 =
                                                        0.812 =
                                                                     0.R13 =
                                                                                   0, R14 =
                                                                                                 0, R15 =
                                                                                                              0
     R8 =
                0, R9 =
                                                         0, R20 =
                                                                       0, R21 =
                                                                                    0, R22 =
                                                                                                  0, R23 =
                                                                                                               0
     R16 =
                0, R17 =
                              0, R18 =
                                            0, R19 =
                                                                      0, R29 =
                                                         0, R28 =
                                                                                    0. R30 =
                0. R25 =
                              0, R26 =
                                            0, R27 =
     R24 =
                                                                                                  0. R31 =
                                                                                                               0
Data 2:
     PC =
     Data Memory =
                                               0,
                                                                            0
                                       0,
                                               0,
                                                              0,
                                                                            0
     Data Memory =
                        0,
                                0,
                                                      0,
                                                                     0,
                                       0,
                                                                            0
     Data Memory =
                        0,
                                0,
                                               0,
                                                      0,
                                                             0,
                                                                     0,
     Data Memory =
     Registers
                                         13, R3 =
                                                                                  10, R6 =
                0, R1 =
                            23, R2 =
                                                       16, R4 =
                                                                     29. R5 =
     R0 =
                                                                                                33, R7 =
                                                                                                             26
                8, R9 =
                            41, R10 =
                                          0, R11 =
                                                        0, R12 =
                                                                     0, R13 =
                                                                                   0, R14 =
                                                                                                 0, R15 =
                                                                                                              0
     R8 =
     R16 =
                0, R17 =
                             0, R18 =
                                           0, R19 =
                                                        0, R20 =
                                                                      0, R21 =
                                                                                    0, R22 =
                                                                                                 0. R23 =
     R24 =
                0, R25 =
                             0, R26 =
                                           0, R27 =
                                                         0, R28 =
                                                                      0, R29 =
                                                                                    0, R30 =
                                                                                                 0. R31 =
```

Problems encountered and solutions:

原本按照課本給的圖,把forwarding unit寫在ID/EX後面,但 後來發現Reg_file寫入會有一個cycle的延遲,所以按照hackmd上提 供的方法,把MEM/WB的forwarding check寫在ID/EX前面。

Comment:

無