Lab 07-1: Interrupts


What is interrupt?

- An event that requires the CPU to stop normal process execute and performs some service.
- Often indicate that an event has occurred that needs an urgent response.
- Generated by hardware of software.
 - Occurs in response to an external event: e.g., Change in pin potential
 - Responding to software instructions: e.g., Call Interrupt in the program


What is interrupt?

- Before we have interrupts, the technique we used is:
 - Busy Waiting (Polling): A process repeatedly checks to see if a condition is true.
- But now we use interrupts.
- Their choices involve trade-offs.

Introduction to interrupt



PIC18F4520 pinout



Interrupt in PIC18f4520

- When an interrupt occurs, the process:
 - The global interrupt enable bit (GIE bit at INTCON<7>) is cleared to disable further interrupts
 - ➢ If Interrupt priority feature is enabled, high priority interrupt sources can interrupt a low priority interrupt. IPEN bit (RCON<7>)
 - The return address is pushed onto the stack and the PC is loaded with the interrupt vector address. (High-priority at 0x08, Low-priority at 0x18)
 - The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursivbe interrupts.

Interrupt in PIC18f4520

- ➤ The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit.
- In general, interrupt sources have three bits to control their operation.

They are:

- > Flag bit to indicate that an interrupt event occurred.
- Enabled bit allows program execution to branch to the interrupt vector address when the flag bit is set.
- Priority bit to select high priority or low priority.

Interrupt in PIC18f4520

There are ten registers which are used to control interrupt operation.

These are:

- > RCON, INTCON, INTCON2, INTCON3
- ➢ PIR1, PIR2, PIE1, PIE2, IPR1, IPR2

PIC18F4520 Datasheet: https://ww1.microchip.com/downloads/en/DeviceDoc/39631E.pdf

REGISTER 4-1: RCON: RESET CONTROL REGISTER

R/W-0	R/W-1 ⁽¹⁾	U-0	R/W-1	R-1	R-1	R/W-0 ⁽²⁾	R/W-0
IPEN	SBOREN	_	RI	TO	PD	POR	BOR
bit 7							bit 0

RCON:

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 IPEN: Interrupt Priority Enable bit

1 = Enable priority levels on interrupts

0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)

REGISTER 9-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
10 44-0	17/1/-0	17///-0	10.44-0	17///-0	10,44-0	IVVV-0	
GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF ⁽¹⁾

INTCON:

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 GIE/GIEH: Global Interrupt Enable bit

When IPEN = 0:

1 = Enables all unmasked interrupts

0 = Disables all interrupts

When IPEN = 1:

1 = Enables all high-priority interrupts

0 = Disables all interrupts

Notice!

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior.

REGISTER 19-2: ADCON1: A/D CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-q ⁽¹⁾	R/W-q ⁽¹⁾	R/W-q ⁽¹⁾
1, -	-	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7					•		bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5 VCFG1: Voltage Reference Configuration bit (VREF- source)

1 = VREF- (AN2) 0 = VSS

0 = VS

bit 4 VCFG0: Voltage Reference Configuration bit (VREF+ source)

1 = VREF+ (AN3)

o = Vop

bit 3-0 PCFG<3:0>: A/D Port Configuration Control bits:

PCFG3: PCFG0	AN12	AN11	AN10	6NA	AN8	AN7(2)	AN6(2)	ANS(Z)	AN4	AN3	ANZ	AN1	ANO
0000(1)	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0001	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0010	A	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	Α
0011	D	Α	A	Α	Α	Α	Α	A	Α	Α	Α	Α	Α
0100	D	D	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	A
0101	D	D	D	Α	A	Α	Α	Α	Α	Α	A	Α	A
0110	D	D	D	D	Α	Α	Α	A	Α	Α	Α	Α	A
0111(1)	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α
1000	D	D	D	D	D	D	A	Α	Α	Α	A	Α	A
1001	D	D	D	D	D	D	D	A	Α	Α	Α	Α	Α
1010	D	D	D	D	D	D	D	D	Α	Α	Α	A	Α
1011	D	D	D	D	D	D	D	D	D	Α	A	A	A
1100	D	D	D	D	D	D	D	D	D	D	A	Α	A
1101	D	D	D	D	D	D	D	D	D	D	D	Α	Α
1110	D	D	D	D	D	D	D	D	D	D	D	D	A
1111	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input

D = Digital I/O

Note 1: The POR value of the PCFG bits depends on the value of the PBADEN Configuration bit. When PBADEN = 1, PCFG<2:0> = 000; when PBADEN = 0, PCFG<2:0> = 111.

2: AN5 through AN7 are available only on 40/44-pin devices.

ADCON1

OSCCON

REGISTER 2-2: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0	R/W-1	R/W-0	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0
IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0
bit 7	•						bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

- bit 7 IDLEN: Idle Enable bit
 - 1 = Device enters an Idle mode on SLEEP instruction
 - 0 = Device enters Sleep mode on SLEEP instruction
- bit 6-4 IRCF<2:0>: Internal Oscillator Frequency Select bits
 - 111 = 8 MHz (INTOSC drives clock directly)
 - 110 = 4 MHz
 - 101 = 2 MHz
 - 100 = 1 MHz(3)
 - 011 = 500 kHz
 - 010 = 250 kHz
 - 001 = 125 kHz
 - 000 = 31 kHz (from either INTOSC/256 or INTRC directly)(2)
- bit 3 OSTS: Oscillator Start-up Timer Time-out Status bit (1)
 - 1 = Oscillator Start-up Timer (OST) time-out has expired; primary oscillator is running
 0 = Oscillator Start-up Timer (OST) time-out is running; primary oscillator is not ready
- bit 2 IOFS: INTOSC Frequency Stable bit
 - 1 = INTOSC frequency is stable
 - 0 = INTOSC frequency is not stable
- bit 1-0 SCS<1:0>: System Clock Select bits
 - 1x = Internal oscillator block
 - 01 = Secondary (Timer1) oscillator
 - 00 = Primary oscillator
- Note 1: Reset state depends on state of the IESO Configuration bit.
 - 2: Source selected by the INTSRC bit (OSCTUNE<7>), see text.
 - 3: Default output frequency of INTOSC on Reset.

Reference

PIC18F4520 Datasheet: https://ww1.microchip.com/downloads/en/DeviceDoc/39631E.pdf