# DIGITAL SYSTEMS DESIGN ASSIGNMENT - 1

#### REPORT SUBMISSION FOR ASSIGNMENT-1

NAME: SWETANG KRISHNA


STUDENT ID: 21355087

CONTENT	
CONTLINI	AGE
2'S COMPLIMENT FORM FOR 6-BIT BINARY 2	
NUMBER	
MAIN CIRCUIT DESIGN (FIG-1) 3	
SUB CIRCUIT DESIGN FOR MODULE 4	
NEGATIVE(FIG-3) & GREATER THAN MODULE	
CIRCUIR DESIGN FOR RIPPLE ADDER 5	
MODULE(FIG-5)	
CODE FOR TOP LEVEL MODULE 6	
(main_ALU_KRISHNA_code)	
CODE FOR TOP LEVEL MODULE 7	
(main_ALU_KRISHNA_code)	
CODE FOR MODULE NEGATIVE 8	
CODE FOR MODULE GR1 9	
CODE FOR MODULE GR6 10	0
CODE FOR MODULE XNOR1 AND XNOR6 11	1
CODE FOR MODULE FULL_ADDER AND 12	2-13
SIX_BIT_ADDER	
VIVADO SCREENSHOTS for different functions 14	4-18
CODE FOR TESTBENCH 19	9
TESTBENCH SCREENSHOT 20	0
TESTBENCH RESULTS and file directory 21	1
screenshot	
DEMO 22	2
PINS ASSIGNED IN FPGA BOARD 23	3-24
XDC FILE CODE 25	5-28
OUTPUTS SHOWN ON FPGA BOARD 29	9
OUTPUTS FOR UNEXPECTED INPUTS 30	0


DECIMAL	BINARY	DECIMAL	BINARY
-32	100000	0	000000
-31	100001	1	000001
-30	100010	2	000010
-29	100011	3	000011
-28	100100	4	000100
-27	100101	5	000101
-26	100110	6	000110
-25	100111	7	000111
-24	101000	8	001000
-23	101001	9	001001
-22	101010	10	001010
-21	101011	11	001011
-20	101100	12	001100
-19	101101	13	001101
-18	101110	14	001110
-17	101111	15	001111
-16	110000	16	010000
-15	110001	17	010001
-14	110010	18	010010
-13	110011	19	010011
-12	110100	20	010100
-11	110101	21	010101
-10	110110	22	010110
-9	110111	23	010111
-8	111000	24	011000
-7	111001	25	011001
-6	111010	26	011010
-5	111011	27	011011
-4	111100	28	011100
-3	111101	29	011101
-2	111110	30	011110
-1	111111	31	011111

#### **CIRCUIT DESIGN:**


#### MAIN CIRCUIT-> (fig 1)




# negative of A-> (fig2)



#### negative of B-> (fig 3)



## Greater than module-> (fig4)




FOR A < B the Boolean expression is:

 $\mathsf{B}[5]\mathsf{A}\textcolor{red}{[5]} + \mathsf{X5}.(\mathsf{B}[4].\mathsf{A}\textcolor{red}{[4]}) + \mathsf{X5}.\mathsf{X4}.(\mathsf{B}[3].\mathsf{A}\textcolor{red}{[3]}) + \mathsf{X5}.\mathsf{X4}.\mathsf{X3}(\mathsf{B}[2].\mathsf{A}\textcolor{red}{[2]}) + \mathsf{X5}.\mathsf{X4}.\mathsf{X3}.\mathsf{X2}.(\mathsf{B}[1].\mathsf{A}\textcolor{red}{[1]}) + \mathsf{X5}.\mathsf{X4}.\mathsf{X3}.\mathsf{X2}.\mathsf{X1}.(\mathsf{B}[0].\mathsf{A}\textcolor{red}{[0]})$ 

NOTE: Text in red depicts compliment of the number

# RIPPLE ADDER MODULE->(fig 5)



And for subtraction we can use: X = A - B.

# <u>CODE (top level – ALU</u> module)

.k(XNOR A B));

```
//this module is the main module.
Module ALU KRISHNA(
                                             //inputs 'A' and 'B' are 6-bit numbers.
Input wire[5:0] A,B,
                                             //output is a 6-bit number as well.
Output wire[5:0]X
);
                                             // 'NEG A' & 'NEG B' stores the negative
                                             //values of A & B respectively.
Wire[5:0] NEG A, NEG B,
XNOR A B;
                                             //'XOR A B' stores the value of '~(A ^ B)'.
                                             //agrb stores the value 0 or 1 depending
Wire agrb;
                                             //upon whether 'a<b' or 'a>b'.
Wire add a b
                                             //'add a b' stores the value of 'A+B'.
Negative neg A(.m(A),
                                             //using module negative we get negative
                                             //of number 'A' and storing it in 'NEG A'.
.nega(NEG_A));
                                             // using module negative we get negative
Negative neg B(.m(B),
                                             //of number 'B' and storing it in 'NEG_B'.
.nega(NEG_B));
Gr6
                                             //using 'Gr6' module to check whether
greater(.x(A),.y(B),.gr(agrb));
                                             //'A<B'and storing the output in 'agrb'.
XNOR6
                                             //using 'XNOR' module to find '~(a ^ b)'
constraints XNOR(.j0(A),.j1(B),
                                             //and storing the value in 'XNOR A B'.
```

```
//using 'adder 6 bit' module to find 'a+b'
Adder_6_bit
                                              //and storing the output in 'add_a_b'.
contraints adder(.x(A),.y(B),
.z(add a b));
Always@ (*)
                                             //using demux to find what operation
                                              //must be performed.
Begin
      Case(fxn)
      3'b000:{X}={A};
                                             //if fxn = 000 then output is 'A'.
      3'b001:{X}= {B};
                                             // if fxn = 001 then output is 'B'.
                                             // if fxn = 010 then output is '-A'.
      3'b010:{X}= {NEG A};
                                             // if fxn = 011 then output is '-B'.
      3'b011:{X}= {NEG B};
      3'b100:{X}= {agrb};
                                             // if fxn = 100 then output is 'agrb'.
      3'b101:{X}= {XNOR A B};
                                             // if fxn = 101 then output is 'XNOR A B'.
      3'b110:{X}= {add_a_b};
                                             // if fxn = 110 then output is 'add a b'.
                                             // if fxn = 111 then output is 'A-B'.
      3'b111:{X}= {A-B};
                                             // if no input is given the output will be 0.
      Default: \{X\} = \{0\};
      Endcase
end
```

Endmodule

## Other modules Used->

```
//this module finds the negative of a 6-bit
                                              //number in 2's complement form.
Module negative
                                              //'m' is the number whose negative is to
(input wire[5:0] m,
                                              //be found.
Output wire[5:0] nega
                                              //the negative of the number will be
                                              //stored in 'nega'.
);
Wire[5:0] temp = 6'd0;
                                              //'temp' is a 000000 to help us find the 1's
                                              //compliment.
always@ (*)
                                              //in order to find the negative, we first
nega = \sim((m - 1) ^{\wedge} temp);
                                              //need to subtract 1 from the LSB then
                                              //find //its XOR with temp and then find
Endmodule
                                              //the negation of the result.
```

```
Module gr1
                                                 //using gr1 module to find 'Xi' where,
                                                 //'X_i' = ^A[0].B[0] + A[0].^B[0] which we
                                                 //will further use to find if A<B.
input wire i0,i1,
                                                 //'i0' and 'i1' are the input single bits.
                                                 //'gr' is the final output which is true for
output wire gr
                                                  A<B.
);
Wire p0,p1;
                                                 //'gr' is true for either 'p0' or 'p1'.
Assign gr = p0 \mid p1;
                                                 //'p0' and 'p1' will be true if 'i0' and 'i1'
                                                  //are equal.
Assign p0 = \sim i0 \& \sim i1;
Assign p1 = i0 & i1;
```

Endmodule

```
//module gr6 is used to find if a 6-bit
Module gr6(
                                               //number is greater than the other.
Input wire[5:0] x,y,
                                               //numbers x and y are to be compared.
Output wire final bit
                                               //the final out put gr will be a single bit
                                               number.
);
Wire [5:0] gr out;
                                               //out is a 6-bit number which will be 1 if
Wire[5:0] out;
                                               //the digits compared are equal.
Gr1
                                               //using gr1 module to find equality for
gr_bit5_unit(.i0(x[5]),.i1(y[5]),.gr(ou
                                               //each digit.
t[5]));
Gr1
                                               //further following this process for every
gr bit4 unit(.i0(x[4]),.i1(y[4]),.gr(ou
                                               //digit.
t[4]));
Gr1
gr bit3 unit(.i0(x[3]),.i1(y[3]),.gr(ou
t[3]));
Gr1
gr bit2 unit(.i0(x[2]),.i1(y[2]),.gr(ou
t[2]));
Gr1
gr_bit1_unit(.i0(x[1]),.i1(y[1]),.gr(ou
                                               //The final output is the sum of products,
t[1]));
                                               //that is described in circuit diagram
                                               //(fig-4).
Assign gr = x[5]&^{\sim}y[5] |
out[5]&(y[4]&~x[4]) |
out[5]&out[4]&(y[3]&~x[3]) |
out[5]&out[4]&out[3](y[2]&~x[2]) |
out[5]&out[4]&out[3]&out[2]&(y[1]
&~x[1]) |
out[5]&out[4]&out[3]&out[2]&out[
1]&(y[0]&^x[0]);
endmodule
```


```
Module XNOR1(
                                              //module XNOR1 will find the answer to
                                              //the expression X = ^(A ^ B);
Input wire j0,j1,
Output wire k
);
Assign k = ^{\sim}(j0 ^{j1});
Endmodule;
                                              //module XNOR6 will find A XNOR B for
Module XNOR6(
                                              //every digit using module XNOR1.
Input wire[5:0] f,g,
Output wire[5:0] h
);
XNOR1
                                              //using XNOR1 module to get ~(A ^ B) for
ans_bit0_unit(.j0(f[0]),.j1(g[0]),..k(h[
                                              //each digit.
0]));
XNOR1
ans\_bit1\_unit(.j0(f[1]),.j1(g[1]),.k(h[
1]));
XNOR1
ans_bit2_unit(.j0(f[2]),.j1(g[2]),.k(h[
2]));
XNOR1
ans_bit3_unit(.j0(f[3]),.j1(g[3]),.k(h[
3]));
XNOR1
ans_bit4_unit(.j0(f[4]),.j1(g[4]),.k(h[
4]));
XNOR1
ans_bit5_unit(.j0(f[5]),.j1(g[5]),..k(h[
5]));
Endmodule
```

```
//full adder adds a single bit digit and
module
                                              //stores the sum in 's' and the carry digit
full Adder(a,b,cin,s,cout);
                                              //in cout.
  input wire a, b, cin;
                                              //cin is the initial carry which is set to 0.
       output wire s, cout;
                                              //assigning 's' as : cin XOR a XOR b
                                              //assigning 'cout'
       assign s = cin ^ a ^ b;
      assign cout = (b & cin) | (a
& cin) | (a & b);
endmodule
                                              // module 'six bit adder' adds up the six
module six bit adder(x,y,z);
                                              //bit inputs and store the result in z.
                                              //as the numbers are in 2's complement
      input wire[5:0] x,y;
                                              //form we can set the result bit size to 6.
      output wire[5:0] z;
  wire[5:0] cinr;
                                              //using full adder module to get the sum
                                              //and carry for each digit.
full adder add bit0(.a(x[0]),
.b(y[0]), .cin(1'd0), .s(z[0]),
                                              //the carry for LSB is set to 0.
.cout(cinr[0]));
                                              //for further digits the 'cout' of the
                                              //previous digit become the 'cin' for the
full adder add bit1(.a(x[1]),
                                              //following digit.
.b(y[1]), .cin(cinr[0]), .s(z[1]),
.cout(cinr[1]));
full adder add bit2(.a(x[2]),
.b(y[2]), .cin(cinr[1]), .s(z[2]),
.cout(cinr[2]));
```

```
full_adder add_bit3(.a(x[3]),
.b(y[3]), .cin(cinr[2]), .s(z[3]),
.cout(cinr[3]));
full_adder add_bit4(.a(x[4]),
.b(y[4]), .cin(cinr[3]), .s(z[4]),
.cout(cinr[4]));
full_adder add_bit5(.a(x[5]),
.b(y[5]), .cin(cinr[4]), .s(z[5]),
.cout(cinr[5]));
```


endmodule

# CODE COMPILED SUCCESSFULLY:




All module


#### Fxn = 000->




#### Fxn = 001->




### Fxn = 010->




#### Fxn = 011->




#### Fxn = 100->




### Fxn = 101->



#### Fxn = 110->



#### Fxn = 111->




#### Testbench code:


```
//testbench module
module tb_Assign_Krishna();
                                            //all the inputs will be taken as registers
reg[5:0] A,B;
                                            //and the outputs as wire.
reg[2:0] fxn;
wire[5:0] X;
                                            //using the main ALU module to test our
ALU KRISHNA A1(A,B,fxn,X);
                                            // design.
initial
begin
      A=6'b000001; B=6'b111111;
                                            //using 6'bit binary input for testing //the
fxn= 3'b000;
                                            code.
      #100;
                                            //setting value of A as 1 and B as -1.
      A=6'b000001; B=6'b111111;
                                            //following the tests for each 'fxn'.
fxn= 3'b001;
      #100;
      A=6'b000001; B=6'b111111;
fxn= 3'b010;
      #100;
      A=6'b000001; B=6'b111111;
fxn= 3'b011;
      #100;
      A=6'b000001; B=6'b111111;
fxn= 3'b100;
      #100;
      A=6'b000001; B=6'b111111;
fxn= 3'b101;
      #100;
```

```
A=6'b000001; B=6'b111111;
fxn= 3'b110;
#100;
A=6'b000001; B=6'b111111;
fxn= 3'b111;
#100;
end
endmodule
```


# TESTBENCH RUNS SUCCESSFULLY WITH ALL THE CORRECT OUTPUTS->




#### Testbench results:



#### Screenshot (file directory structure):



# DEMO:



# **DEMO**:

#### **INPUT PINS:**

##for inputs using the switches

##SWITCHES FOR A:

##A[0] = R2

##A[1] = T1

##A[2] = U1

##A[3] = W2

##A[4] = R3

##A[5] = T2

#### ##SWITCHES FOR B:

##B[0] = V15

##B[1] = W15

##B[2] = W17

##B[3] = W16

##B[4] = V16

##B[5] = V17

##FOR fxn using buttons

## BTNL for fxn[0] (pin - T17)

## BTNC for fxn[1] (pin - V18)

## BTNR for fxn[2] (pin - W19)

#### ##LEDs for OUTPUT:

##X[0] = U16

##X[1] =E19

##X[2] =U19

##X[3] =V19

##X[4] =W18

##X[5] =U15

#### TO TEST THE PROGRAM ON BOARD, FOLLW THE STEPS:

The inputs A and B are assigned to switches so switch on sw5, sw4, sw3, sw2, sw1 and sw15 to give inputs 1 and -1 to A and B respectively.

The input fxn is assigned to buttons, press the button BTNR to give input value of 001 to fxn.

Now the expected output which must be shown in LEDs is 000001.

Similarly we can test it for the rest of the cases.

#### XDC FILE CODE:


```
#set_property PACKAGE_PIN W5 [get_ports CCLK]
#set property IOSTANDARD LVCMOS33 [get ports CCLK]
##using the LEDs to get the output stored in X.
##from LSB(X[0]) to MSB(X[5]) using LEDs 0-5.
set property PACKAGE PIN U16 [get ports {X[0]}]
set property IOSTANDARD LVCMOS33 [get_ports {X[0]}]
set_property PACKAGE_PIN E19 [get_ports {X[1]}]
set property IOSTANDARD LVCMOS33 [get_ports {X[1]}]
set_property PACKAGE_PIN U19 [get_ports {X[2]}]
set property IOSTANDARD LVCMOS33 [get_ports {X[2]}]
set property PACKAGE PIN V19 [get ports {X[3]}]
set property IOSTANDARD LVCMOS33 [get_ports {X[3]}]
set property PACKAGE PIN W18 [get ports {X[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {X[4]}]
set_property PACKAGE_PIN U15 [get_ports X[5]]
set property IOSTANDARD LVCMOS33 [get_ports X[5]]
```

```
##for inputs using the switches
##SWITCHES FOR:
##A[0] = R2
##A[1] = T1
\#\#A[2] = U1
##A[3] = W2
##A[4] = R3
##A[5] = T2
set_property PACKAGE_PIN R2 [get_ports {A[0]}]
set property IOSTANDARD LVCMOS33 [get_ports {A[0]}]
set_property PACKAGE_PIN T1 [get_ports {A[1]}]
set property IOSTANDARD LVCMOS33 [get ports {A[1]}]
set_property PACKAGE_PIN U1 [get_ports {A[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {A[2]}]
set_property PACKAGE_PIN W2 [get_ports {A[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {A[3]}]
set_property PACKAGE_PIN R3 [get_ports {A[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {A[4]}]
```

```
set property PACKAGE PIN T2 [get ports {A[5]}]
set property IOSTANDARD LVCMOS33 [get_ports {A[5]}]
##SWITCHES FOR:
##B[0] = V15
##B[1] = W15
##B[2] = W17
##B[3] = W16
##B[4] = V16
##B[5] = V17
set_property PACKAGE_PIN V15 [get_ports {B[0]}]
set property IOSTANDARD LVCMOS33 [get_ports {B[0]}]
set_property PACKAGE_PIN W15 [get_ports {B[1]}]
set property IOSTANDARD LVCMOS33 [get ports {B[1]}]
set_property PACKAGE_PIN W17 [get_ports {B[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {B[2]}]
set_property PACKAGE_PIN W16 [get_ports {B[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {B[3]}]
set_property PACKAGE_PIN V16 [get_ports {B[4]}]
set property IOSTANDARD LVCMOS33 [get_ports {B[4]}]
```

```
set_property PACKAGE_PIN V17 [get_ports {B[5]}]
set property IOSTANDARD LVCMOS33 [get ports {B[5]}]
##FOR fxn using buttons
## BTNL for fxn[0] (pin - T17)
## BTNC for fxn[1] (pin - V18)
## BTNR for fxn[2] (pin - W19)
set_property PACKAGE_PIN T17 [get_ports fxn[0]]
set_property IOSTANDARD LVCMOS33 [get_ports fxn[0]]
set_property PACKAGE_PIN V18 [get_ports fxn[1]]
set_property IOSTANDARD LVCMOS33 [get_ports fxn[1]]
set_property PACKAGE_PIN W19 [get_ports fxn[2]]
set_property IOSTANDARD LVCMOS33 [get_ports fxn[2]]
```

# Outputs shown on board:




• inputs: OUTPUT:

• A = 2;

• fxn = 110; X = 000011 = 3;

• B = 1;




• inputs: OUTPUT:

• A = 2;

• fxn = 110; X = 000011 = 3;

• B = 1;




• inputs: OUTPUT:

• A = 2;

• fxn = 000; X = 000010 = 2;

• B = 1;




• inputs: OUTPUT:

• A = 2;

• Fxn = 111; X = 000001 = 1;

• B = 1;



• inputs: OUTPUT:

• A = 2;

• fxn = 010; X = -2;

• B = 1;

The design that I have created is using Multiplexer so if it gets any other unexpected input it would a default value output as 0.