


. JAHV procured bound full and der un VHAL.

in we will be the Latter panding What I withouth & assurant

elocation to about and allow theor with lumber ad-

11-	
1	EXPERIMENT NO: 8
	LAPEALIVEN IVO. O
-	
-	ITLE: Design of Full Subtractor using VHOL Code
-	
-	OBJECTIVE: To design a full subtractor using VHDL code
1	
1	Software Used: Xilinx. ISE Project Navigator
-	
-	Software tools used: ISE 14.7 simulator.
-	
-	[HEDRY! A full Sobtractor to a Combinational circuit that perform
	substraction of two bits, one is minuend Enother is
	subtratend, taking into account borrow of the previous adjacent
	lower minuend bit. The circuit has three input & two output.
	The three in puts A, B & Bin, denoted the minuend, subtractend
	h previous borrow, respectively. The two outputs, D & Bout represent
	the difference à output borrow respectively.
D _o	

EXPERTMENT NO: 8



BLOCK DIAGRAM OF FULL SUBTRACTOR

is ortered . For wing into occount borrow of the

the set of a contract but only the set of a contract of a

Halladger Conod by pas & warry &

Expt.No.


Page No./ 31 Date./

Truth Table of FULL SUBTRACTOR

T P	INPUT			ΟΝΤΡυΤ	
	A	В	Bin	Bout	D
	0	ð	0	0	0
	0	-O	1	1	1
	0	1	0	1	1
	0	1	1	1	0
	1	Ō	0	0	1
	1	0	1	0	0
	1	1	0	0	0
	1	1	1	1	1
1					-

OXFORD

FULL SUBTRACTOR



I will a root wat

Page No./ 32 Date./


VNDL	CODE FOR FULL SUBTRACTOR
libro	ry IEEE;
	TEAR . STD LOGEC . DIGY ALL;
ent	ity full_subtractor is
	Part (A: in STALLOGAC)
	B: in STD_LOWACY
	Bin: in STA-LOGAC;
	Bout 1 out STD_LOGIC;
	D: out STD2 LOGAC);
C	and full-Subtractor;
arch	itecture Behavioral of Full-Subfractor is
begi	'n
N/	A XOR B XOR Binj
	+ <= ((BXORBin) AND. (NOTA)) OR (BAND Bin);
	Behavioral;
-	

ਪੁਰਦਸ਼ ਹੁਣਦਾ ਹੁਣਦਾ ਹੁਣਦਾ ਸੁਰਦਸ X1: 43,242ps

Expt.No.

Page No./ 33 Date./

1	
	YHOL TESTBENCH CODE for FULL SUBTRACTOR
	LIBRARY icee;
	USG iere-Std-logic-1164.ALL;
	ENTITY Sub_Testbench IS
	END. Sub-Testbench;
	ARCHITECTURE behavior Of Sub-Testbench Is
	COMPONENT FULL-Subtractor
	PORT (
	A! IN Std_logic;
	B: IN std_logic;
	Bin! IN Std_logie;
	Bout! Out Std_logic;
	D: OUT Std_logic
	٥;
	END COMPONENT;
	signal A: std_logic:='d';
	signal B: Std-logic (= '0')
	signal Bin: std-logic:='0';
	signal Bout: std_logic;
	signal D! Std_logic;
)Xrord°	
	BECOIN
	Uvt: full-Subtractor PORTMAP (
	Teacher's Signature
	readiter's digitature



Page No. / 34 Expt.No. Date./ $A \Rightarrow A$ B => B1 Bin -> Bin, Bout=> Bouts 030 Ctim proc: process begin A <= '0' 5 B < 2 '0') Bih 2=10" wait for 20 ns; A <= 101) B(= 101) Bin (= '1') wait for 20 ns; A <= 10'; B <2'1') Bin 1=10' wait for 20ns; A <= 10'; B <= 11'; Bin <- '1 ; weit for sone; OXIORD A 12 '11'; B 12 '0';

Expt.No. Page No. / 35 Date. Bin (2101) wait, for 20 ns; AXI 111 B <= 1015 Bin <= 11) wou't for 20 ms; A = 1115 B <= 11'>
Bin <= '0' > wait for 2015; A <= 1113 B <2 (11) Bin < = 11; wait for 2015; end process; BND; CONCLUSIONI Inthis experiment we were introduced with the procedure of designing a full subtractor voing VHDL togic in this experiment. We also have written the corresponding VHDL test bench to successfully verified the simulation result with the help of OXIORD