


CIRCUIT DIAGRAM OF 4:2 ENCODER



BLOCK DIAGRAM

EXPERIMENT NO-11

TITLE: Design of Encoder using VHDL Code

OBJECTIVE: To design a 4:2 Encoder using VHDL CODE

Software Used:- Xilinx ISE Project Navigator

Software Tools used:- ISE 14.7 Simulator


THEORY :- An encoder is a combinational circuit that performed the reverse operational of Decoder. It has maximum of 2^n input lines and 'n' output lines, A 2^n to n encoder has n number of transmission lines and can be compared to a multiplexer. Only one of the inputs become 'high' at a time.

Truth Table for 4:2 Encoder.

INPUT				OUTPUT	
D ₃	D ₂	D ₁	D ₀	A	B
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

Teacher's Signature

Encoder IC-11



Truth Table for 4:2 Encoder

Output		Input			
A	B	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

VHDL CODE for 4:2 ENCODER

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_ARITH.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity ENCODER is

Port (A: out STD_LOGIC;

B: out STD_LOGIC;

D0: in STD_LOGIC;

D1: in STD_LOGIC;

D2: in STD_LOGIC;

D3: in STD_LOGIC;

end ENCODER;

architecture Behavioral of ENCODER is

begin

A <= D0 OR D1;

B <= D2 OR D3;

end Behavioral;

VHDL TESTBENCH CODE for 4:2 ENCODER.

LIBRARY ieee;

USE ieee. std_logic_1164.ALL

USE ieee. std_logic_ARITH.ALL

USE ieee. std_logic_unsigned.ALL

ENTITY ENCODER_TESTBENCH IS

END ENCODER_TESTBENCH;

ARCHITECTURE behavior OF ENCODER_TESTBENCH IS

COMPONENT ENCODER

PORT (

A: OUT std_logic;

B: OUT std_logic;

D0: IN std_logic;


D1: IN std_logic;

D2: IN std_logic;

D3: IN std_logic;

);

END COMPONENT;



Handwritten notes in red ink, including the word "LAYER" and other illegible text.

```

Signal D0: std_logic := '0';
Signal D1: std_logic := '0';
Signal D2: std_logic := '0';
Signal D3: std_logic := '0';

```

```

Signal A: std_logic;
Signal B: std_logic;

```

```

BEGIN

```

```

    UUT: ENCODER PORT MAP (

```

```

        A => A,

```

```

        B => B,

```

```

        D0 => D0,

```

```

        D1 => D1,

```

```

        D2 => D2,

```

```

        D3 => D3

```

```

    );

```

```

    stim_proc: process

```

```

    begin

```

```

        D0 <= '1';

```

```

        D1 <= '0';

```

```

        D2 <= '0';

```

```

        D3 <= '0';

```

```

        WAIT FOR 20 NS;

```



```

D0 <= '0' ;
D1 <= '1' ;
D2 <= '0' ;
D3 <= '0' ;

WAIT FOR 20NS;

D0 <= '0' ;
D1 <= '0' ;
D2 <= '1' ;
D3 <= '0' ;

WAIT FOR 20NS;

D0 <= '0' ;
D1 <= '0' ;
D2 <= '0' ;
D3 <= '1' ;

WAIT FOR 20NS;

end process;
END;

```

CONCLUSION: IN this experiment we are introduced to procedure of designing a Encoder using VHDL. Encoder being a combinational circuit. we have to use the statement in VHDL. We also have written the corresponding VHDL Test Bench and successfully verified the simulation result with the help of truth table.