

Page No. / 24 Dato. /1.6 | 03 | 23

	EXPERTMENT No: 7
	TITLE: Design of Full Adder using VHDL Code
	OBJECTIVE: To design a full adder using VHDL code
	Software used: Nilina : Ist Project Novigator
	Software tools used: ISE 14.7 simulator
	THEORY: A full adder is a Combinational circuit that performed
	the arithmetic sum of 3 inputs bits. It consist up 3 inputs & 2 output. Those of the input variables can be defined as
	The two input variable that are defined earlier A & B represent t
	Carry bit. The 2 input aignificant bits to be added. The 3rd input Cin represent the carry bit. We have to use two degit because the
	arithmetic sum of the 3 binary digits needs two digits. The
	two culput represent for sum & cost for carry.
ORD	

BLOCK DA AGRAM OF FORE ALDER

where the state of the state of

Expt.No.


Page No./ 25
Date./

Truth Table of FULL ADDER

	-	INPUT	L.,	OUTPUT	
	A	В	Cin	S	Cout
	0	0	0	0	0
-	0	0	1	1	0
	0.	1	0	1	0
) - () ()	6	1	1	0	1
-	1	0	Ð	1	0
	1	0	1_	0	1
	1	1	G	O	1
	1	1	1_	1	1

OXFORD

TULL ADDER



Variable Charles

Page No. / 2.6 Date. /

	Date,/
VHDL Code for FULL ADDER	
	nii '
Library JEEE;	
USC TEER . STD _ LOGIC_11L4 . ALL ;	
entity full ADDER is	
Port (A: in STD-LOGIC;	
BI in STD-LOGIC;	
Cin: in STD-LOGIC;	
S! OUT STD-LOGIC	
Cout! Out STD_LOGS	
end FULL-ADDER;	
orchiterare Banauloral of FULL-ADDE	Ris
begin	
SKEA XOR B XOR Cin;	
Cout La ((A AND B) OR (B AND Cir	a) OR (A AND C(n));
end Behavioral;	
	A second and the seco

OXFORD

15,110p 15,1130p 15,1280p 15,120p 15,120p 118 1-12 -W. P. Mas SARA XOR E YORG

Page No. / 27 Date. /

-	
_	VHOL TEST BENCH Code for FULL ADDER:-
	LIBRARY icce;
	USE icec-std-logic-1164-AU;
	BNTITY FULLADDER_TESTBENCH IS
-	END FULLADDER-TESTBENCH;
	ARCHITECTURE behavior of FULLADDER_TESTBENCH IS
	COMPONENT FULL -ADDER
-	PORT (
-	A! 2N Std_logic;
	B! IN 2+2_logic;
	Cin! IN Std_logic;
	S! OUT Std_logic)
	Cout! OUT Std_logic
	٥;
	END COMPONENT;
	Signal A! std-logic!=101;
	Signal B: Std_logic; =10!;
	Signal Cin; std_logic; ='0';
	, ,
	Signal Cout: Std-lugic;
ORD® -	

**** ESS SEE Sec. No. X1, 139,459,55 Value

FRORT

Page No. 28
Date.

```
BEGIN
          UUT: FULLADDER PORT MAP (
                               A \Rightarrow A_1
                               B => B,
                               Cin => Cin
                               s \Rightarrow s_1
                               Cout => Cout
             Stim-proc: process
             begin
              A <= '01)
              B (2101)
               Cin (2101)
              walt for 20 ns;
                A <2 '01 ;
                B (2 101;
                Cin <= 11)
               wait for 20 ns;
                AL= 101;
                B <= '11';
                Cin <= 101;
                wait for zons
                A <2101 }
OXFORD
```

Page No. / 29 Date. /

wait for 20 ne;
A <= 111;
B/= 101;
Cin4=101;
woit for 20 ns;
A <= '1';
B/2101;
Cin(2'1';
wait for no ns
A<2 12 13
B <= 11;
Cin <2'0';
wait, for 10 ns;
A <= 1 1 ';
B <= '1';
Cin<='1';
wait for 20 ns;
end process;
END'
CONCLUSION! Pathia experiment we war interduced with

designing a fulladder using VHDL. It is a Combinational Circuit we have buse the logic in VHDL in this experiment. We also have written the Corresponding VHDL Testbench & successfully verified the simulation result with the help of truthtable.

Daw 333

Teacher's Signature

OXFORD