

2:4 DECODER CIRCUIT

EXPERIMENT NO-10

TITLE: Design of Decoder using VHDL code

OBJECTIVE: To design a 2:4 Decoder using VHDL Code.

Software Used: Xilinx ISE Project Navigator

Software Tools used:- ISE 14.7 Simulator


THEORY: Decoder is a Combinational logic circuit that converts binary information from the n coded input to a minimum 2^n unique output. A Binary Decoder will convert binary information from 2^n output signals for n number of input signal. Some Decoder in such cases, at least one output pattern will be repeated for different input values.

In this type of Decoders, decoders have two inputs name a, b and four outputs denoted by D_0, D_1, D_2, D_3 .

Teacher's Signature

Experiment No-10

The Design of Decoder using NAND gate





BLOCK DIAGRAM.

Truth Table for 2:4 Decoder

INPUT		OUTPUT			
A	B	D ₃	D ₂	D ₁	D ₀
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Truth Table for 2:1 Decoder

INPUT		OUTPUT			
A	B	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



VHDL CODE for 2:4 DECODER

```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;  
use IEEE.STD_LOGIC_ARITH.ALL;  
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

entity DECODER is

Port (A: in STD_LOGIC;

B: in STD_LOGIC;

D0, D1, D2, D3: out STD_LOGIC);

end DECODER;

Architecture Behavioral of DECODER is

begin

D0 <= (NOT A) AND (NOT B);

D1 <= (NOT A) AND (B);

D2 <= (A) AND (NOT B);

D3 <= (A) AND (B);

end Behavioral;

Teacher's Signature

Name	Value	46,490 ps	46,491 ps	46,492 ps	46,493 ps	46,494 ps	46,495 ps	46,496 ps	46,497 ps	46,498 ps	46,499 ps
a	1										
b	0										
u0	0										
u1	0										
u2	1										
u3	0										

Initial Code for 2

Library (lib) -
 use diff-210-load
 use diff-210-load
 use diff-210-load

Each Disc is
 Port A in
 Port B in
 Port C in
 Port D in

Each Disc is
 Port A in
 Port B in
 Port C in
 Port D in

1. (A) AND (A) -> 00
 2. (A) AND (A) -> 00
 3. (A) AND (A) -> 00
 4. (A) AND (A) -> 00

Each Disc is

VHDL TESTBENCH for 2:4 DECODER

```
LIBRARY ieee;
```

```
USE ieee.std_logic_1164.ALL;
```

```
USE ieee.std_logic_unsigned.ALL;
```

```
USE ieee.std_logic_arith.ALL;
```

```
ENTITY DECODERTESTBENCH IS
```

```
END DECODER-TESTBENCH
```

ARCHITECTURE behavior OF DECODER-TESTBENCH IS

COMPONENT DECODER

```
PORT (
```

```
    A: IN std_logic;
```

```
    B: IN std_logic;
```

```
    D0: OUT std_logic;
```

```
    D1: OUT std_logic;
```

```
    D2: OUT std_logic;
```


```
    D3: OUT std_logic;
```

```
);
```

```
END COMPONENT;
```

```
signal A: std_logic := '0';
```

```
signal B: std_logic := '0';
```

1000 1000

1000 1000

1000 1000

1000 1000

1000 1000

1000 1000

1000 1000

1000 1000

1000 1000

1000 1000

1000 1000

1000 1000

```

signal D0: std_logic := '0';
signal D1: std_logic := '0';
signal D2: std_logic := '0';
signal D3: std_logic := '0';

```

```

BEGIN

```

```

    uut: DECODER PORT MAP (

```

```

        A => A,

```

```

        B => B,

```

```

        D0 => D0,

```

```

        D1 => D1,

```

```

        D2 => D2,

```

```

        D3 => D3

```

```

    );

```

```

stim_proc: process

```

```

begin

```

```

    A <= '0';

```

```

    B <= '0';

```

```

    WAIT FOR 20 NS;

```

```

    A <= '0';

```

```

    B <= '1';

```

```

    WAIT FOR 20 NS;

```

```

    A <= '1';

```

```

    B <= '0';

```

```

    WAIT FOR 20 NS;

```

Teacher's Signature

A <= '1';

B <= '1';

WAIT FOR 20 NS;

end process;

END;

CONCLUSION: In the experiment we were introduced to procedure of designing a Decoder using VHDL decoder being a combinational circuit we have to use the statement in VHDL. In this experiment we have written the corresponding VHDL Test Bench and successfully verified the simulation result with the help of truth table.

Dr. In

29/5/23