

2:4 DECODER CIRCUIT

Page No. / 43 Date. /04 | 05 | 23

	EXPERIMENT NO1-10
	TITLE: Design of Decoder using VHDL code
	OBJECTIVE: To design a 2:4 Decoder using VHDL Code.
	Software Vsed: Xilinx ISE Project Novigator
	Software Tools used: - ISE 14.7 Simulator
	THEORY: Decoder is a Combinational logic circuit that converts
	binary information from the n coded input to a minimum 2n unique output. A Binary Decoder will convert
	binany information from 2" output signals forn number of input Signal. Some Decoder in such cases, at least one output
	pattern will be repeated for different input Values. In this type of Decoders, decoders have two inputs
	name a, band four outputs denoted by Do, Da, Da, Da,
0	
OXFORD	, .

Experient No-10

A DECODER

B TOTAL ME TOPO LANGE LANGE DE CONSTRUCTION DE CONTRA D

is the formation from the nicetus appror to a

transition of the elengia tugtoons min next

in the part of the contract of him to make the contract of the

In this type of Deceders deceded to spit with a L


rest is as a rest outputs donoted by Day De is in it

Expt.No.

Page No./ 44 Date./

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	INPUT		OUTPUT			
0 1 0 0 1	АВ	Da	Da	Da	Do	
	0 0	0	0	0	1	
1 0 0 1 0 0	0 1	0	0	1	0	
	1 0	0	1	0	0	
1 1 1 0 0 0	1 1	1	0	0	0	

OXLOUD



Terrent in the second

Page No./ 45 Date./

1	
	VHDI CODE for 2:4 DECODER
	library TEEE;
	USE TEFF. STD LOGIC - 1164. ALL
	USE TEEF. STD LOGGE ARTTH. ALL;
	USE TEEE STD LOGGE UNSTENED. ALL;
	V.iv.
	entity DECODER is
	Port (A! in STD_LOGIC)
	B: In STD-LOGIC;
	Do, D1, D2, D3: out STD_Lobel);
	end DECODER;
	archi keture Behavioral of DECODER is
	· · · · · · · · · · · · · · · · · · ·
	begin
	DO 4= (NOT A) AND (NOT B);
	D1 <= (NOTA) AND (B);
	D2 4= (A) AND (NOTB);
	D3 <= (A) AND (B);
	end Behavioret
מוצ	

Later Title NEW STEEL STB LLOWS use Itel SIB -Le bild 1 SHOOLE FOR 1 Q10A (A TOLA) = 2 J.C. I dua (ATOM) = M 8 TOM) QUA (A) = 20 (6) QUA (A) => =A Marghaeted has

Page No. / 46 Date.

VHOL TESTBENCH for 2:4 DECODER

LIBRARY iece;

Use icee. std_logic_1164.ALL;

use ieee. std logic_unsigned. All;

use jeee. Std_logic_arith. All;

ENTITY DECODER TESTBENCH IS

END DECODER_TESTBENCH

ARCHITECTURE behavior OF DECODER_TESTBENCH IS

COMPONENT DECODER

PORT 1

A: IN Std_logic')

B! IN std_logic;

DO : OUT Std_logic;
D1: OUT std_logic;

D2 ! OUT std-logicj D3: OUT std_logic;

2;

END COMPONENT;

OXFORD

Signal A! Sta_logic:= '0'; cignal B: Std_logic:= '0';

DANA DASSER, DANA, DANA DANA HEAL THEY · MANUCS JEIJEHIJAN A 1401-935 PAGA Value

Expt.No.

Page No. / 47 Date. /

```
signal DD: Std_logic 1= 101;
         BEGIN
              UVT: DECODER PORT MAPL
                       A => A,
                         B => B,
                        DO 0> DO,
                         D1 => D1,
                        D2 => D2/
                       D3=> D3
                     ر رد
            Stim-proc! Process
             begin
                A4=1015
                B4= 10';
                WATT FOR LONS;
                A<=101)
                B<=111)
                WATT FOR 20NS;
                A<=111
OXFORD
                WAST FOR 20 NS;
                                                Teacher's Signature .....
```

3		
No.	Page No. / 43 Date. /	
	A<=111'3	_
	B(= 11')	
10000	WAST FOR 20 NS;	
4.00.00.00.00.00.00.00.00.00.00.00.00.00	end process;	_
	END;	
The second second		
The second second	CONCLUSTON: In the experiment we were introduced to procedure	
	a combinational circuit we have to be the statement in VADL	_
- CARCING AND A	IN this experiment we have written the corresponding VHDL Test	
-	Bench and successfully resified the simulation result with the hel	4
	of truth table.	
- Date of the last		
	Arra Caracter Caracte	
	2915/23	
-		
		_
-		_
6		_
The state of the s		
	Teacher's Signature	