


## CIRCUIT DIAGRAM OF MULTIPLEXER

rependent me were introduced mayor 1011 Entroller Vision Description is fire and the modulation of british is

Page No./ 36 Date./06/04/23

	EXPERIMENT NO: 9
	ITLE! Design of Multiplever using VHDL code.
	OBJECTIVE! To design a 4!1 multiplever using VHDL code.
	C.C
	Software used: Xilinx ISE Project Navigator
	Software Tools used: Tet 14.7 simulator.
	HEORY! Multiplexer is a combinational circuit that transmite
The state of	multiple numbers of information signals even a single
	Signal line · A multiplexer has multiple numbers of i/psignals  Set of solvetion Signals and a signal ofpsignal.
	Set of solvetion signals and a rignal o/p signal.
	. 0 11 0
	BASTE OPERATION! In this Case / Circuit selection of a particular
	input signal is controlled by the set of i/p
	signals given through Delection lines. Since there are > Select Cines
	then they can have 22 i.e. 4 possible Combinations of thus they
	Can identify 4 if ptimes. The ofp of any line 12 dependent on
	input the given to the selection lines as well as on corresponding
	Selected data /P line.
OXORD	
	-

PONTHUMBARY HELL



## BLOCK DIAGRAM OF 4:1 MULTIPLEXER

epis to end to she selection hoes on mello

- 200

Expt.No.


Page No./ 37 Date./

Truth Table for 4:1 Multiplener.

THE RESERVE AND ADDRESS OF THE PERSON OF THE	INPUT		OUTPUT	
	So	S1	Y	
	0	0	Do	
	0	1_	D1	
	1	<i>O</i>	Da	
	1	1	$\mathcal{D}_3$	

OXFORD

## ransigitluM Life 121



Expt.No.

Page No. \_ g\_O Date. /

VHDL CODE FOR 4:1 MULTIPLEXER
Library TEEE; Use TEEE. STD_LOGITC_1164.ALL;
VS TEER STELLY GITTE
entity MULTIPLEXER is
Port ( Do: in STD_LOGIC;
D1: in STD_LOGSC;
Dai in STD_LOGSC;
D3: in STD-LOGIC;
S: in STD_LOGIC_VECTOR (1 DOWNTO 0);
Y: out STD_LoGIC);
end MULTIPLEXER;
architecture Behavioral of MULTIPLEXER is
- a = \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
begin with S Select
Y <= Do when "00";
D1 when "01")
D2 when "10";
D3 when Others;
end Behavieraly
The production of the same

OXFORD®

Ville Come

5 10.4

Jana .

. . .

Ld

1 = 1

word i

Page No./ 99 Date./

## VHOL TESTBENCH CODE for 4:1 MULTIPLEXER LIBRARY iece; USE iecc. std\_logic\_1164.ALL; ENTITY MULTI-TESTBENCH IS END MULTI\_TESTBENCH; ARCHITECTURE behavior OF MULTI\_ TESTBENCH IS COMPONENT MULTIPLEXER PORT DO: IN Stallogic; D1: IN Std-logic; D2: IN std\_logic; D3! IN Std\_lugic; S: IN Std\_logic \_ Vector (1 downto 0); Y: OUT Std\_logic END COMPONENT

OXFORD

X1: 65,952 ps Value

ALUFOR - 1024 ALUFOR Expt.No. Page No./ 40 Date. Signal DD: Std\_logic: = 'O'; Signal D1: Std logic:=101) signal D3: Std logic: 2'0'; signal D3: Std logic: 2'0'; Signal S: Std\_logic\_Vector (1 down to 0):= (others => '0'); signal Y: Std\_logic BEGIN UUT: MULTIPLEXER PORT MAP DO => DO, D1 => D1, D2=> D2 D3=> D3, S => S, Y => Y Stim-proc! process

OXFORD

D1 <= '1'; wait for 20 ns;

D3 <= 10';

D1 X= 11'5

wait, for 20 ns;

DO <= '0';

OXFORD

Page Ho./ 42 Date./

CONCLUSTO	N: TN-lhise	experiment we u	vere introduced	with the
	procedure c	y designing	Multi dener us	ina Ville
Mulhalanas	load a a diba			Jan Jan
machpiener	being a combina	honos mushpi	r who some	ing ciscu
we have t	o use cose state	ements in VII	DL in this exp	eriment
We also	have written in folly. Verified i	ie Correspondi	ng VIIDL Tost b	each an
0116666	fully verified of	the cimulator	reauld with Ha	1.016.1
1 1				and but
truth	table .			
	49.			
	No.			
				The Market Code of the Code Towns of the Code To
,				
		7	reacher's Signature	