

EXPERIMENT NO-13

TITLE: Design of Arithmetic-Logic Unit (ALU) using VHDL CODE

OBJECTIVE: To design a Arithmetic-logic Unit (ALU) using VHDL CODE

Software Used: Xilinx ISE Project Navigator

Software tools used: ISE 14.7 Simulator


THEORY: An arithmetic logic Unit (ALU) is a combinational digital circuit that performs arithmetic and bitwise operations on integer binary numbers. This is in contrast to a Floating Point Unit, which operates on floating point numbers, it is a fundamental building block of many types of computing circuits, including the central processing Unit (CPU) of computer, FPU's and graphics processing Unit (GPU's)

The inputs to an ALU are the data to be operated on called operands and a Code indicating the operation to be performed. The ALU's output is the result of performed operation

Experiment No-12

Test of Arithmetic Logic Unit (ALU) using Verilog

Circuit diagram of ALU is shown below.



Verilog code

Verilog code

Verilog code

Verilog code

Verilog code

Verilog code

Verilog code

Verilog code

Verilog code

Verilog code

Verilog code

Verilog code

VHDL CODE for ALU

```

Library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.Numeric_STD_PKG;

```

entity ALU is

generic (

Constant N: natural := 1

);

Port (

A, B : in STD_LOGIC_VECTOR (7 downto 0);

ALU_Sel : in STD_LOGIC_VECTOR (3 downto 0);

ALU_Out: out STD_LOGIC_VECTOR (7 downto 0);

Carryout: out std_logic

);

end ALU

architecture Behavioral of ALU is

signal ALU_Result: std_logic_vector (7 downto 0);

signal tmp: std_logic_vector (8 downto 0);

begin

process (A, B, ALU_Sel)

Teacher's Signature


```
begin
```

```
case (ALU_sel) is
```

```
when "0000" =>
```

```
ALU_Result <= A+B;
```

```
when "0001" =>
```

```
ALU_Result <= A-B;
```

```
when "0010" =>
```

```
ALU_Result <= std_logic_vector(to_unsigned((to_integer(unsigned(A))  
* to_integer(unsigned(B))), 8));
```

```
when "0010" =>
```

```
ALU_Result <= std_logic_vector(to_unsigned((to_integer(unsigned  
(A)) / to_integer(unsigned(B))), 8));
```

```
when "0100" =>
```

```
ALU_Result <= std_logic_vector(unsigned(A) sll N);
```

```
when "0101" =>
```

```
ALU_Result <= std_logic_vector(unsigned(A) srl N);
```

```
when "0110" =>
```

```
ALU_Result <= std_logic_vector(unsigned(A) rol N);
```

```
when "0111" =>
```

```
ALU_Result <= std_logic_vector(unsigned(A) ror N);
```

```
when "1000" =>
```

```
ALU_Result <= A and B;
```

```
when "1001" =>
```

```
ALU_Result <= A or B;
```

```
when "1010" =>
```

```
ALU_Result <= A xor B;
```

Teacher's Signature

When "1011" \Rightarrow

ALU-Result $\Leftarrow A \text{ nor } B;$

When "1100" \Rightarrow

ALU-Result $\Leftarrow A \text{ nand } B;$

When "1101" \Rightarrow

ALU-Result $\Leftarrow A \text{ xnor } B;$

When "1110" \Rightarrow

if ($A > B$) then

ALU-Result $\Leftarrow x"01";$

else

ALU-Result $\Leftarrow x"00";$

end if;

When "1111" \Rightarrow

if ($A = B$) then

ALU-Result $\Leftarrow x"01";$

else

ALU-Result $\Leftarrow x"00";$

end if;

When others \Rightarrow ALU-Result $\Leftarrow A + B$

end case;

end process;

ALU_OUT \Leftarrow ALU-Result;

tmp $\Leftarrow ('0' \& A) + ('0' \& B);$

Carryout \Leftarrow tmp(8);

end Behavioral;

Teacher's Signature

VHDL TESTBENCH CODE for ALU

```
LIBRARY ieee;
```

```
use ieee.std_logic_1164.all;
```

```
use ieee.std_logic_unsigned.all;
```

```
use ieee.std_logic_std.all;
```

```
ENTITY tb_ALU IS
```

```
END tb_ALU;
```

```
ARCHITECTURE behavior OF tb_ALU IS
```

```
    COMPONENT ALU
```

```
    PORT (
```

```
        A: IN std_logic_vector (7 downto 0);
```

```
        B: IN std_logic_vector (7 downto 0);
```

```
        ALU_Sel: IN std_logic_vector (3 downto 0);
```

```
        ALU_Out: OUT std_logic_vector (7 downto 0);
```

```
        Carryout: OUT std_logic_vector
```

```
    );
```

```
END COMPONENT;
```

```
Signal A: std_logic_vector (7 downto 0) := (others => '0');
```

```
Signal B: std_logic_vector (7 downto 0) := (others => '0');
```

```
Signal ALU_Sel: std_logic_vector (3 downto 0) := (others => '0');
```



```

Signal ALU_Out: std_logic_vector(7 downto 0);
Signal Carryout: std_logic;

```

```

Signal i: integer;

```

```

BEGIN

```

```

    uut: ALU PORT MAP(

```

```

        A => A,

```

```

        B => B,

```

```

        ALU_Sel => ALU_Sel,

```

```

        ALU_Out => ALU_Out,

```

```

        Carryout => Carryout

```

```

    );

```

```

    stim_proc: process

```

```

    begin

```

```

        A <= x"0A";

```

```

        B <= x"02";

```

```

        ALU_Sel <= x"0";

```

```

        for i in 0 to 15 loop

```

```

            ALU_Sel <= ALU_Sel + x"1";

```

```

            wait for 100 ns;

```

```

        end loop

```

```

        A <= x"F6";

```

```

        B <= x"0A";

```

Teacher's Signature

wait;
end process;
END;

CONCLUSION: In this experiment we are introduced to procedure of designing a Arithmetic Logic Unit (ALU) using VHDL. ALU is a combinational digital circuit. We have to use the Statement in VHDL. We also have written the corresponding Test Bench and successfully verified the Simulation result with help of Truth Table.

Ashu
29/5/23