

EXPERIMENT No: 8

TITLE: Design of Full Subtractor using VHDL Code


OBJECTIVE: To design a full subtractor using VHDL code

Software Used: Xilinx - ISE Project Navigator

Software tools used: ISE 14.7 simulator

THEORY: A full subtractor is a combinational circuit that perform subtraction of two bits, one is minuend & other is subtrahend, taking into account borrow of the previous adjacent lower minuend bit. The circuit has three input & two output. The three inputs A, B & Bin, denoted the minuend, subtrahend & previous borrow, respectively. The two outputs, D & Bout represent the difference & output borrow respectively.



Experiment No: 8



Truth Table of Full SUBTRACTOR

INPUT			OUTPUT	
A	B	Bin	Bout	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Full Subtractor



Teacher's Signature

VHDL CODE for FULL SUBTRACTOR

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity Full_Subtractor is

Port (A: in STD_LOGIC;

B: in STD_LOGIC;

Bin: in STD_LOGIC;

Bout: out STD_LOGIC;

D: out STD_LOGIC);

end Full_Subtractor;

architecture Behavioral of Full_Subtractor is

begin

D <= A XOR B XOR Bin;

Bout <= ((B XOR Bin) AND (NOT A)) OR (B AND Bin);

end Behavioral;

Name		Value											
a	1	0	0	0	0	0	0	0	0	0	0	0	0
b	1	1	1	1	1	1	1	1	1	1	1	1	1
bin	1	1	1	1	1	1	1	1	1	1	1	1	1
bout	1	1	1	1	1	1	1	1	1	1	1	1	1
d	1	1	1	1	1	1	1	1	1	1	1	1	1

X11-41,342ps

1997 1998 1999

1997 1998 1999

1997 1998 1999

1997 1998 1999

1997 1998 1999

1997 1998 1999

1997 1998 1999

1997 1998 1999

VHDL TESTBENCH CODE for FULL SUBTRACTOR

LIBRARY ieee;

USE ieee.std_logic_1164.ALL;

ENTITY Sub_Testbench IS

END Sub_Testbench;

ARCHITECTURE behavior OF Sub_Testbench IS

COMPONENT Full_Subtractor

PORT (

A: IN std_logic;

B: IN std_logic;

Bin: IN std_logic;

Bout: OUT std_logic;

D: OUT std_logic

);

END COMPONENT;

signal A: std_logic := '0';

signal B: std_logic := '0';

signal Bin: std_logic := '0';

signal Bout: std_logic;

signal D: std_logic;

BEGIN

UUT: Full_Subtractor PORT MAP (

Teacher's Signature

A => A,

B => B,

Bin => Bin,

Bout => Bout;

D => D

);

stim_proc: process

begin

A <= '0';

B <= '0';

Bin <= '0';

wait for 20 ns;

A <= '0';

B <= '0';

Bin <= '1';

wait for 20 ns;

A <= '0';

B <= '1';

Bin <= '0';

wait for 20 ns;

A <= '0';

B <= '1';

Bin <= '1';

wait for 20 ns;

A <= '1';

B <= '0';

Teacher's Signature

```

Bin <= '0';
wait for 20 ns;
A <= '1';
B <= '0';
Bin <= '1';
wait for 20 ns;
A <= '1';
B <= '1';
Bin <= '0';
wait for 20 ns;
A <= '1';
B <= '1';
Bin <= '1';
wait for 20 ns;
end process;
END;

```

CONCLUSION In this experiment we were introduced with the procedure of designing a full subtractor using VHDL logic in this experiment. We also have written the corresponding VHDL test bench & successfully verified the simulation result with the help of truth table.

Signature
 6/4/23

Teacher's Signature