


CIRCUIT DOAGRAM OF 4:2 ENCODER



a odt diw these mid plumiz into bottom plate

BLOCK DIAGRAM

PART NO.

OXFORD

Page No. / 49 Date. / 04 | 05 | 23

EXPERAMENT NO-11			
TITLE: Design of Encoder	HV Buish	DL Code	
and the second s			
OBJECTIVE: To design a			
Software Vacd! - Xiliax ?	TSE Projec	+ Novigo	ator
Software Tools used !- 7SE			
THEORY: - An encoder la a com the reverse operation of 2 ⁿ in put line	binational	circuit.	that performed
the reverse operation	ional of I	secoder. I	ithas manimum
of 2n input line	sand in	entput li	ncs, A 2h
to a surpler has 11 howber	THOUSE THE	771001 MIS	S CON OR
Compared to a multiplener	on y ene	of the io	puts become
Chigh at a time.	U		
Truth Table for 4:2 Enc	oder.		
	1		
INPUT	007	PUT	
D3 D2 D1 D0	A	В	
00001	0	0	
0 0 1 0	0	1	
	1	$\frac{0}{1}$	
		er's Signatu	re,

11-01 TATE NO-11

ENCODER

OF THE PROPERTY OF TH

A OF ST ST

Expt.No.

Page No./ 50
Date./

Teacher's Signature

VHDL CODE for 4:2 ENCODER
(ibrary TEFE)
USC TEEF. STD LOGIC_1164.ALL)
USC TEER-STD_LOGIC_ARITH.ALL'S
USE TEEE. STD_LOGIC_UNSTONED.ALL;
entity ENCODER is
Port (A! Out Std_LOGIC;
B: out STD LOGIC;
in SID LOWIC:
in STD LOGIC:
DZ. IN STO LOGIC;
A3117 STD_LOGITCH
end ENCODER;
architecture Behavioral of ENCODER is
begin A <= DO OR D1;
A <= DO OR D1;
BK= D) OR D3;
end Behavioral;

Many Many Many Many Many Many Many Many X1: 84,322 ps Value

areas a market at the first terms.

EXPt.NO.

Page No. / 51
Date. /

Teacher's Signature

VIII TECTREMENT	CODE for 4:2 ENCODER.
VHDL 1ESTBENETI	EN CODER.
LIBRARY jeed;	
Use iece. Std logi	c_ 1164 · ALL
USC icec. Sid logi	
)	
use iece. Std_log	ic_Unsigned.ALL
ENTITY ENCODER_T	ESTBENCH IS
END ENCODER TES	
ARCHITECTURE beho	wior OF ENCODER TESTBENCH IS
7 ((0))	
COMPONENT ENCO	DER
PORT C	
	Std_logic;
	Sto-logic;
	Std logic'
	std-10gic)
	sta-logici
	Statogic
زد	3.192.10
END COMPONENT,	
production is the	Ψ.
- []	
1	
100	

S. 70 p. S. 70 p. 20 p. S. 70 MALL TELLEM 4 Madin Value IND COMINENTS

Expt.No.

Page No. / 52 / Date. /

```
signal Do: Std logic:= '0';
Signal D1: Std logic:=101;
Signal D1: Std logic:=101;
Signal D3: Std logic:=101;
 Signal A: Std_logic;
Signal B: Std_logic;
BEGIN
   UNT: ENCOBER PORT MAP (
            A \Rightarrow A
            B => B,
            100 => DO,
            D1 => D1,
            D2=> D2,
        D3 => D3

)j
    stim-proc! process
    begin
        DO (2 11)
        D24='01;
        D3 <= 101)
       WAST FOR 20 NS;
```

OXFORD

Teacher's Signature

Page No. / 53 Date. / Do 7= ,0,) DA (2 ' 1 ')

DA (2 ' 0 ')

DA (2 ' 0 ') CONOC AND TEAM DO K 101) 01 (2 '01) 02 (= 101) WAST FOR 20NS; DOK=101) D2 (2 '0' D3 <2 11 WAST FOR LONS; end process; CONCLUSTON! IN this experiment we are introduced to procedure of designing a Encoder using VHDL. En Goder being a combinational circuit. We have to use the statement Bench and Successfully verified the simulation result with the help of truth table. OXFORD

Teacher's Signature