

CIRCUIT DIAGRAM OF MULTIPLEXER

## EXPERIMENT No: 9

TITLE: Design of Multiplexer using VHDL code.

OBJECTIVE: To design a 4:1 multiplexer using VHDL code.


Software used: Xilinx ISE Project Navigator

Software Tools used: ~~ISE~~ 14.7 simulator.

THEORY: Multiplexer is a combinational circuit that transmits multiple numbers of information signals over a single signal line. A multiplexer has multiple numbers of i/p signals, set of selection signals and a signal o/p signal.

BASIC OPERATION: In this case / circuit selection of a particular input signal is controlled by the set of i/p signals given through selection lines. Since there are 2 select lines then they can have  $2^2$  i.e. 4 possible combinations & thus they can identify 4 i/p lines. The o/p at any line is dependent on input line given to the selection lines as well as on corresponding 'selected' data i/p line.

Experiment No: P:01





BLOCK DIAGRAM OF 4:1 MULTIPLEXER

Truth Table for 4:1 Multiplexer

INPUT		OUTPUT
S <sub>0</sub>	S <sub>1</sub>	Y
0	0	D <sub>0</sub>
0	1	D <sub>1</sub>
1	0	D <sub>2</sub>
1	1	D <sub>3</sub>



75251941017 LIT 123, 124, 125



VHDL CODE for 4:1 MULTIPLEXER

Library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

entity MULTIPLEXER is

Port ( D0: in STD\_LOGIC;

D1: in STD\_LOGIC;

D2: in STD\_LOGIC;

D3: in STD\_LOGIC;

S: in STD\_LOGIC\_VECTOR(1 DOWNTO 0);

Y: out STD\_LOGIC);

end MULTIPLEXER;

architecture Behavioral of MULTIPLEXER is

begin

with S select

Y &lt;= D0 when "00";

D1 when "01";

D2 when "10";

D3 when Others;

end Behavioral;

Teacher's Signature .....





VHDL TESTBENCH CODE for 4:1 MULTIPLEXER

LIBRARY ieee;

USE ieee.std\_logic\_1164.ALL;

ENTITY MULTI-TESTBENCH IS

END MULTI-TESTBENCH;

ARCHITECTURE behavior OF  
MULTI-TESTBENCH IS

COMPONENT MULTIPLEXER

PORT (

D0: IN std\_logic;

D1: IN std\_logic;

D2: IN std\_logic;

D3: IN std\_logic;


S: IN std\_logic\_vector(1 downto 0);

Y: OUT std\_logic

);

END COMPONENT





```

Signal D0: std_logic := '0';
Signal D1: std_logic := '0';
Signal D2: std_logic := '0';
Signal D3: std_logic := '0';
Signal S: std_logic_vector (1 downto 0) := (Others => '0');

```

```

Signal Y: std_logic

```

```

BEGIN

```

```

    uut: MULTIPLEXER PORT MAP

```

```

    (

```

```

        D0 => D0,

```

```

        D1 => D1,

```

```

        D2 => D2,

```

```

        D3 => D3,

```

```

        S => S,

```

```

        Y => Y

```

```

    );

```

```

    stim_proc: process

```

```

    begin

```

```

        D3 <= '0';

```

```

        D1 <= '1';

```

```

        wait for 20 ns;

```

```

        D0 <= '0';

```

```

        D1 <= '1';

```

```

        wait for 20 ns;

```

Teacher's Signature .....

```
D1 <= '0';  
D2 <= '1';  
wait for 20 ns;  
D2 <= '0';  
D3 <= '1';  
wait for 20 ns;  
end process;
```

```
t2: process  
begin  
  S <= "00";  
  wait for 20 ns;  
  S <= "01";  
  wait for 20 ns;  
  S <= "10";  
  wait for 20 ns;  
  S <= "11";  
  wait for 20 ns;
```

```
end process;
```

```
END;
```



CONCLUSION: In this experiment we were introduced with the procedure of designing a Multiplexer using VHDL. Multiplexer being a combinational multiple input switching circuit we have to use case statements in VHDL in this experiment. We also have written the corresponding VHDL Test bench and successfully verified the simulator result with the help of truth table.