



Gurmeet Singh

(650) 793-1051

grmsingh@yahoo.com

1055 Manet Dr. #80, Sunnyvale CA 94087

<https://swiftgurmeet.github.io/resume/>

Summary

I have worked as an engineer for 25 years in VLSI design and related areas as part of leading edge teams. I'm transitioning into the field of machine learning and data science. My strengths include good communication and analytical skills, breadth of knowledge, quick learning and ingenuity.

I'm unable to travel outside the San Francisco Bay Area.

Experience

[16-17] CONSULTANT, ZGLUE INC.

- Implementation CAD flow using Tcl/Makefile Programming. Mixed-signal custom CAD support including SKILL language programming
- Setup extraction, static timing, lec, low power and physical verification flows using Tcl, Python and Csh scripts.

[15-16] COURSERA ONLINE COURSES ETC.

- Neural Networks and Deep Learning
- Structuring Machine Learning Projects
- Improving Deep Neural Networks: Hyperparameter tuning, Regularization and Optimization
- Machine Learning
- Machine Learning With Big Data
- Practical Machine Learning
- R Programming
- Statistical Inference
- Reproducible Research
- Regression Models
- Functional Programming Principles in Scala
- Object Oriented Programming in Java
- Financial Markets
- Graph Analytics for Big Data
- Hadoop Platform and Application Framework
- The Data Scientist's Toolbox
- Getting and Cleaning Data
- Exploratory Data Analysis
- Developing Data Products
- Introduction to Big Data
- Introduction to Big Data Analytics
- HTML, CSS and Javascript for Web Developers

- Kaggle Participant:
 - ➡ Ranked top 10% and 12% in two competitions and top 2% in an ongoing one.
 - ➡ <https://www.kaggle.com/gary347>
- Swift programming:
 - ➡ <http://swiftgurmeet.github.io/main/2017/03/02/Locu-ios-sample-app.html>

[13-14] QUALCOMM TECHNOLOGIES, SENIOR STAFF ENGINEER

Floorplan, low power implementation using Tcl programming and verification of an audio codec product. Exceeded schedule expectations. (Qualcomm WCD9335).

[12-13] CADENCE DESIGN SYSTEMS, STAFF APPLICATION ENGINEER

Developed complete, automated rtl2gds flow using Tcl/Makefile programming in Cadence environment. Using the same, implemented an ARM A9 CPU core design @ 2.4GHz.

[11-12] SANDFORCE INC., PRINCIPAL ENGINEER

- Developed a 40 nm automated and optimized, tapeout ready, Cadence based implementation flow using Tcl/Perl/Makefile scripts for a correct by construction flow.
- Developed automated, tapeout ready, STA setup using Primetime-SI using Tcl scripts.
- Implemented many large blocks at tapeout quality using the above flow. Silicon success.
- Helped grow the size and capability of the design team and lead technical direction.

[08-11] CONTRACTOR @ (QUALCOMM, SANDISK)

- Setup 40nm Cadence based, automated, tapeout ready, block level implementation flow using Tcl/Makefile programming.
- WiFi ASIC #1: Implementation of a large block using Magma. Silicon Success.
- WiFi ASIC #2: Full chip EM/IR signoff using Apache-Redhawk. Silicon Success.

[06-08] TERANETICS, PRINCIPAL ENGINEER

10GBASE-T PHY ASIC: Implement many large blocks, some using x-route. Automate implementation, static timing analysis, logical equivalence and physical verification flows using Perl and Tcl. Power estimation. Silicon Success.

[04-06] AIRGO NETWORKS, PHYSICAL DESIGN MANAGER

Multiple WiFi ASICs: Implement many blocks using Magma. Automate PTSI STA, formal, PV flows using Perl and Tcl programming. Project management. Silicon success.

[01-04] TRANSMETA, SMTS

Efficeon 1.0/2.0 CPUs: Implement Hypertransport blocks; Register File design. Setup Memory array and noise methodologies. Silicon Success.

[99-01] SUN MICROSYSTEMS, MTS

- UltraSparc V CPU: CAM Register File, Custom logic circuit design
- UltraSparc III CPU: Port a dozen dynamic adders up to 64-bits. Silicon success.

[97-99] INTEL CORPORATION, DESIGN ENGINEER

- Xeon CPU: High speed design for 2MB L2 cache. Silicon success.
- Pentium III CPU : GTL I/O circuit design. Silicon success.

[94-97] ST MICROELECTRONICS, DESIGN ENGINEER

Design of 32kx8, 128kx8 SRAMs. CAD setup. Design of CMOS RTC. Silicon success.

Education

I was the best student in my class for all seven years of college level education, including four at India's best engineering institution.

[12/2006] U.C. BERKELEY EVENING COURSE

Introduction to Digital Signal Processing Course, UC Berkeley, A Grade

[1989-93] M.ENG., ELECTRICAL COMM, INDIAN INSTITUTE OF SCIENCE.

First class with distinction. Alumni medal, Best Student, 1990-93

[1986-89] B.SC., PHYSICS, DELHI UNIVERSITY.

First class with distinction, Gold medal, Best Student: 1987/88/89.