Infineon TC275 Interrupt

Hyeongrae Kim

Architecture and Compiler for Embedded System LAB.
School of Electronics Engineering, KNU, KOREA
2021-05-11



0x1F 십진수로?

7번 비트 1로 설정하기 위해서?

7번 비트 0으로 설정하기 위해서는?

7번 비트 토글하기 위해서는?

7번 비트가 0인지 아닌지 판별하기 위해서는?

10진수 20을 16진수로?

Ob11111을 10진수로?


5번과 7번 비트 1로 설정하기 위해서?

5번과 7번 비트 0으로 설정하기 위해서는?

5번과 7번 비트 토글하기 위해서는?



Hitex ShieldBuddy TC275






Interrupt 발생 시 CPU는 사전에 정의된 주소로 JUMP - 이때, Stack에 필요한 정보 저장 TC275 Base Interrupt Vector = 0x801F4000

0x00 Interrupt Vector Table: 0x801F4000 + 0x0A*0x20 = 0x801F4000 0x01 Interrupt Vector Table: 0x801F4000 + 0x0A*0x20 = 0x801F4020 0x02 Interrupt Vector Table: 0x801F4000 + 0x0A*0x20 = 0x801F4040 0x03 Interrupt Vector Table: 0x801F4000 + 0x0A*0x20 = 0x801F4060

0x0A Interrupt Vector Table: 0x801F4000 + 0x0A*0x20 = 0x801F41400x0B Interrupt Vector Table: 0x801F4000 + 0x0B*0x20 = 0x801F4160

0x01 ~ 0xFF 까지 Interrupt Vector Allocation 가능함

낮은 Interrupt 일 수록 우선 순위(Priority)가 높음





```
tc275 Interrupt.map (C:\PROJECT\swip6th\tc275 Interrupt\Debug) - GVIM5
파일(F) 편집(E) 도구(T) 문법(S) 버퍼(B) 창(W) 도움말(H)
0000<mark>04</mark>801F5B
   : 0A4000<mark>0091</mark>0000E8D9EE3E10DC0E3E
   :0A4020<mark>00</mark>910000E8D9EE3E10DC0E1E
   :0A4040<mark>00</mark>910000E8D9EE3E10DC0EFE
   : 0A4060<mark>00</mark>910000E8D9EE3E10DC0EDE
   :0A414000910000E8D9EE3A00DC0E11
282 :0A416000910000E8D9EE1C10DC0EFF
tc275_Interrupt.hex
                                                                                                                                        279.2
     mpe:pfls0
                                     bmh 1
                                                 | .rodata.bmhd_1 (7688)
                                                                                                       0x00000020 |
                                                                                                                   0x80020000 |
                                                                                                                               0x00020000 |
                                                                                                                                           0x00000002
     mpe:pfls0
                                    0x0000000a I
                                                                                                                   0x801f4000 | 0x001f4000 |
                                                                                                                                           0x00000001
      mpe:pfls0
                                    0x0000000a I
                                                                                                                   0x801f4020 | 0x001f4020 |
                                                                                                                                           0x00000001
                                    | int tab tc0 | .text.inttab0.intvec.002 (7793)
      mpe:pfls0
                                                                                                       0x0000000a I
                                                                                                                   0x801f4040
                                                                                                                               0x001f4040
                                                                                                                                           0x00000001 ||
     mpe:pfls0
                                    0x0000000a |
                                                                                                                   0x801f4060 |
                                                                                                                               0x001f4060
                                                                                                                                           0x00000001
     mpe:pfls0
                                    | int tab tc0 | .text.inttab0.intvec.00a (7785)
                                                                                                       0x0000000a |
                                                                                                                   0x801f4140 | 0x001f4140 |
                                                                                                                                           0x00000001
                                    | int_tab_tc0 | .text.inttab0.intvec.00b (7787)
                                                                                                       0x0000000a I
                                                                                                                   0x801f4160 | 0x001f4160
     mpe:pfls0
                                                                                                                                           0x00000001
884 | mpe:pfls0
                                    | trapvec_tc2 | .text.traptab_cpu2 (7506)
                                                                                                      I 0x000000f2 I
                                                                                                                   0x801f6000 | 0x001f6000 |
                                                                                                                                           0x00000020
tc275_Interrupt.hex" 300L, 22438B
```

▶ 000000000801f4140:

OxOA Interrupt 발생 시

- 1. 0x801F4140 IUMP
- 2.1 수행할 내용이 8WORD(32bytes) 초과 시 ISR로 IUMP
- 2.2 수행할 내용이 8WORD(32bytes) 미만 시 수행 후 RFE(Return From Exception)

```
a14,#0x8000
                                   a14, [a14]0x3a
000000000801f4144:
                      lea
000000000801f4148:
                      ii
                                   a14
                    void ERU0 ISR(void)
191
0000000008000003a:
                      svlcx
193
                        PORT10 OMR = ((1 << PCL1) \mid (1 << PS1));
                                   a15,#0xf004
0000000008000003e:
                      movh.a
                      ld.w
                                   d15, [a15]-0x4ffc
0000000080000042:
0000000080000046:
                                   d8,#0x2
                      mov
                                   d8, d8, #0x2
                      addih
0000000080000048:
                                   d15,d8
000000008000004c:
                      or
                                   a15,#0xf004
000000008000004e:
                      movh.a
                                   [a15]-0x4ffc,d15
00000000080000052:
                      st.w
194
0000000080000056:
                      rslcx
0000000008000005a:
                      rfe
```

movh.a




Interrupt 발생 시 CPU는 사전에 정의된 주소로 JUMP - 이때, Stack에 필요한 정보 저장 TC275 Base Interrupt Vector = 0x801F4000

0x00 Interrupt Vector Table: 0x801F4000 + 0x0A*0x20 = 0x801F4000 0x01 Interrupt Vector Table: 0x801F4000 + 0x0A*0x20 = 0x801F4020 0x02 Interrupt Vector Table: 0x801F4000 + 0x0A*0x20 = 0x801F4040 0x03 Interrupt Vector Table: 0x801F4000 + 0x0A*0x20 = 0x801F4060


0x0A Interrupt Vector Table: 0x801F4000 + 0x0A*0x20 = 0x801F41400x0B Interrupt Vector Table: 0x801F4000 + 0x0B*0x20 = 0x801F4160


0x01 ~ 0xFF 까지 Interrupt Vector Allocation 가능함


낮은 Interrupt 일 수록 우선 순위(Priority)가 높음















- 2. ERU의 출력이 Interrupt Router (IR)의 입력이 됨
 - ✓ OGU에서 나온 출력이 연결된 Service Request Nodes (SRN)의 입력이 됨
 - ✓ SRN은 모든 Interrupt Control Units (ICU)에 연결되어 있고 Service Request Control Register (SRC) 설정을 통해 가능한 Service Provider (CPU0-2, DMA)에 매핑함
 - ✓ 각 ICU는 ICU에 매핑된 SRN의 Service Request 간의 인터럽트 중재를 처리함






Figure 16-1 Block Diagram of the TC27x Interrupt System

- 1. External Request Input을 External Request Unit (ERU)이 처리함
 - ✓ 각 Input Channel에 있는 ERS에서 4개의 가능한 입력 중 하나의 입력 벡터를 선택함






Figure 7-40 External Request Unit Overview

- 1. External Request Input을 External Request Unit (ERU)이 처리함
 - ✓ 각 Input Channel에 있는 ETL이 지정된 엣지에서 입력을 트리거 이벤트로 전환함






Figure 7-40 External Request Unit Overview

- 1. External Request Input을 External Request Unit (ERU)이 처리함
 - ✓ Connecting Matrix는 입력 채널에서 생성된 이벤트를 출력 채널로 배포함






Figure 7-40 External Request Unit Overview

- 1. External Request Input을 External Request Unit (ERU)이 처리함
 - ✓ Output Gating Unit은 Input Channel로 부터의 트리거 이벤트와 상태 정보를 조합하여 출력을 내보냄
 - ✓ 하나의 이벤트가 여러 채널에 갈 수 있고 여러 이벤트가 하나의 채널에서 패턴을 만들 수 있음








Figure 7-40 External Request Unit Overview


- External Interrupt를 사용하여 Switch를 눌렀을 때 LED Toggle
 - 1. 새로운 예제를 위한 프로젝트를 생성한다.
 - 2. 원하는 동작을 위해 레지스터와 메모리에 직접 접근해서 값을 써야한다.
 - 3. Switch 사용을 위해 Board Schematic과 Datasheet에서 Switch 연결 정보를 파악한다.
 - 4. External Interrupt를 사용하기 위해 Datasheet를 분석한다.
 - 5. 분석 결과를 활용해 임베디드 프로그래밍을 한다.

- 1. Switch 연결 정보 파악
 - ✓ Switch는 Easy Module Shield V1 확장 보드의 Pin D2/D3과 연결되어 있다.
 - ✓ Switch가 눌리면 연결된 Pin은 Low-level이 되고, Switch가 눌리지 않으면 연결된 Pin은 High-level이 된다.
 - ✓ 타겟 보드는 Easy Module Shield V1 확장 보드의 Pin D2/D3을 통해 Switch 입력을 받을 수 있다. (정상적인 Switch 동작을 위해 VCC 및 GND도 연결해야 한다.)





- 1. Switch 연결 정보 파악
 - ✓ TC275 보드의 Schematic과 Datasheet를 확인했을 때, Easy Module Shield V1 확장 보드의 Pin
 D3와 연결되는 IO는 PORTO2의 Pin 1다.





- 2. Data sheet 분석: IO 설정
 - ✓ Switch에 의한 External Interrupt를 사용하기 위해 연결된 Pin의 IO 설정이 필요하다.
 - ✓ Switch가 연결된 PORTO2 Pin 1은 External Interrupt를 관리하는 SCU (System Control Unit) 내 ERU (External Request Unit)의 REQ14와 연결되어 있다.
 - ✓ 따라서, PORT02 Pin 1을 Input으로 설정하여 Switch 신호를 ERU의 입력으로 설정해야 한다.

2	P02.1	I	LP/PU1	General-purpose input
	TIN1		/ VEXT	GTM input
	REQ14			SCU input
	ARX2B			ASCLIN2 input
	RXDCAN0A			CAN node 0 input
	RXDA2			ERAY input
	CIFD1			CIF input
	P02.1	00		General-purpose output
	TOUT1	01		GTM output
	_	02		Reserved
	SLSO32	O3		QSPI3 output
	DSCGPWMP	04		DSADC output
	_	O5		Reserved
	_	06	1	Reserved
	COUT60	07		CCU60 output

- 2. Data sheet 분석: PORT 설정 (1)
 - ✓ P02_IOCR Register는 PORT02의 Input/Output을 설정한다.
 - ✓ Switch가 PORT02의 Pin 1에 연결되어 있기 때문에 PO2_IOCRO Register의 PC1 bits를 설정한다.

Table 13-3 Registers Address Space

Module	Base Address	End Address	Note	
P00	F003 A000 _H	F003 A0FF _H	13 pins	
P01	F003 A100 _H	F003 A1FF _H	5 pins	
P02	F003 A200 _H	F003 A2FF _H	12 pins	
P10	F003 B000 _H	F003 B0FF _H	9 pins	
P11	F003 B100 _H	F003 B1FF _H	16 pins	
P12	F003 B200 _H	F003 B2FF _H	2 pins	
P13	F003 B300 _H	F003 B3FF _H	4 pins	
P14	F003 B400 _H	F003 B4FF _H	11 pins	
P15	F003 B500 _H	F003 B5FF _H	9 pins	

P02_IOCR0 Register 주소: F003_A210h (F003A200h + 10h)
P02_IOCR0 Register 구조:

P02_IOCR0
Port 02 Input/Output Control Regi

Port 02 Input/Output Control Register 0

							(10) _H)			Reset Value: 1010 1010 _H					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		PC3				0				PC2				0		
		гw	-	'	•	r	-	-		rw		-	•	r		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		PC1		'		0				PC0	1			0	<u> </u>	
		ΓW				r	•	•	•	rw		•		r		

Field	Bits	Туре	Description
PC0, PC1, PC2, PC3	[7:3], [15:11], [23:19], [31:27]	rw	Port Control for Port n Pin 0 to 3 This bit field determines the Port n line x functionality (x = 0-3) according to the coding table (see Table 13-5).
0	[2:0], [10:8], [18:16], [26:24]	r	Reserved Read as 0; should be written with 0.



- 2. Data sheet 분석: PORT 설정 (2)
 - ✓ Easy Module Shield V1의 Switch는 pull-up device이다.
 - ✓ 따라서, PORT02의 Pin 1을 Input으로 설정할 때 PC1 bits를 0XX10b로 설정한다.

Table 13-5 PCx Coding

PCx[4:0]	I/O	Characteristics	Selected Pull-up / Pull-down / Selected Output Function
0XX00 _B	Input	_	No input pull device connected, tri-state mode
0XX01 _B			Input pull-down device connected
0XX10 _B			Input pull-up device connected ¹⁾
0XX11 _B			No input pull device connected, tri-state mode



7.4.1.2 ERU Input Pin Connections




Figure 7-41 External Request Unit Input Connections for TC27x




- 2. Data sheet 분석 : ERU External Input Channel 설정 (1)
 - ✓ SCU_EICR Register는 ERU의 External input Channel 0-7에 대한 설정을 한다.
 - ✓ 하나의 SCU_EICR Register는 2개의 Channel에 대한 설정을 한다.
 (SCU_EICRO: Channel 0-1, SCU_EICR1: Channel 2-3, SCU_EICR2: Channel 4-5, ...)
 - ✓ PORTO2 Pin 1과 연결된 REQ14가 **ERU의 Channel 2 Input 1**과 연결되어 있기 때문에 **SCU_EICR1** Register의 INPO bits / EIENO bit / FENO bit / EXISO bits를 설정한다.

SCU_EICR1 Register 주소: F003_6214h (F0036000h + 214h)

SCU_EICR1 Register 구조:

Table	Table 7-27 Registers Address Spaces - SCU Kernel Registers																
Mod	ule		Base	se Address				Add	ress	Note							
SCU			F003	6000 _l	Н		F00	F003 63FF _H -						-			
	EICR1 External Input Channel Register 1 (214 _H) Reset Value: 0000 0000 _H																
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
0		INP	' 	EI EN1	LD EN1	R EN1	F EN1	0		EXIS1				0	.		
r	-	rw	-	rw	rw	rw	rw	r		rw			1	r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0		INP)	EI EN0	LD EN0	R EN0	F EN0	0 FXIS0					' '	0	'		
r		rw		rw	rw	rw	rw	r		rw			•	r			







7.4.1.8 External Request Unit Registers

The External Input Channel Registers EICRi (i=0 to 3) for the 4 external input channels contain bits to configure the external request selection ERS and the event trigger logic ETL.

EICR0 External Input Channel Register 0 EICR1 External Input Channel Register 1 EICR2 External Input Channel Register 2 EICR3 External Input Channel Register 3								(21 (21	0 _H) 4 _H) 8 _H) C _H)			Res Res	et Va et Va	lue: (0000 0000	0000 _H
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0		INP1		EI EN1	LD EN1	R EN1	F EN1	0		EXIS1				0	
	r	-	rw		rw	rw	rw	rw	r		rw				r	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0		INP0	I I	EI EN0	LD EN0	R EN0	F EN0	0		EXIS0				0	1
	r		rw		rw	rw	rw	rw	r		rw				r	

Field	Bits	Туре	Description									
EXISO	[6:4]	rw	External Input Selection 0 This bit field determines which input line is selected for Input Channel (2i). 000 _B Input (2i) 0 is selected 001 _B Input (2i) 1 is selected 010 _B Input (2i) 2 is selected 011 _B Input (2i) 3 is selected 100 _B Reserved 101 _B Reserved 111 _B Reserved 111 _B Reserved									

User's Manual 7-239 V2.2, 2014-12 SCU, V3.8.9


Field	Bits	Туре	Description
FEN0	8	rw	Falling Edge Enable 0 This bit determines if the falling edge of Input Channel (2i) is used to set bit INTF(2i). 0 _B The falling edge is not used 1 _B The detection of a falling edge of Input Channel 0 generates a trigger event. INTF(2i) becomes set.
REN0	9	rw	Rising Edge Enable 0 This bit determines if the rising edge of Input Channel (2*i) is used to set bit INTF(2i). 0 _B The rising edge is not used 1 _B The detection of a rising edge of Input Channel (2*i) generates a trigger event. INTF(2*i) becomes set
LDEN0	10	rw	Level Detection Enable 0 This bit determines if bit INTF(2i) is cleared automatically if an edge of the input Input Channel (2i) is detected, which has not been selected (rising edge with REN0 = 0 or falling edge with FEN0 = 0). 0_B Bit INTF(2i) will not be cleared 1_B Bit INTF(2i) will be cleared
EIEN0	11	rw	External Input Enable 0 This bit enables the generation of a trigger event for request channel (2i) (e.g. for interrupt generation) when a selected edge is detected. 0 _B The trigger event is disabled 1 _B The trigger event is enabled
Field	Bits	Туре	Description
INPO	[14:12]	rw	Input Node Pointer This bit field determines the destination (output channel) for trigger event (2i) (if enabled by EIEN(2i)). 000 _B An event from input ETL 2i triggers output OGU0 (signal TR(2i) 0) 001 _B An event from input ETL 2i triggers output OGU1 (signal TR(2i) 1) 010 _B An event from input ETL 2i triggers output OGU2 (signal TR(2i) 2) 011 _B An event from input ETL 2i triggers output OGU3 (signal TR(2i) 3) 100 _B An event from input ETL 2i triggers output OGU4 (signal TR(2i) 0) 101 _B An event from input ETL 2i triggers output OGU4 (signal TR(2i) 0) 101 _B An event from input ETL 2i triggers output OGU5 (signal TR(2i) 0) 110 _B An event from input ETL 2i triggers output OGU6 (signal TR(2i) 0) 111 _B An event from input ETL 2i triggers output OGU6 (signal TR(2i) 0)


Page 1608

- 2. Data sheet 분석 : ERU External Input Channel 설정 (2)
 - ✓ ERU의 각 External Input Channel은 여러 개의 External Re하나의 입력을 결정해야 한다.
 - ✓ PORT02 Pin 1이 ERU의 Channel 2 Input 1과 연결되어 있 설정한다.

	CR xter		nput (Chan	nel R	egist	er 1	(21	4 _H)			Res	et Va	lue: (0000	0000 _H
_ ;	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0		INP1		EI EN1	LD EN1	R EN1	F EN1	0		EXIS1				ER	S 3
	r		rw		rw	rw	rw	rw	r	-	rw				r	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0		INP0		EI EN0	LD EN0	R EN0	F EN0	0		EXIS0			' '	ER	S 2
	r		rw		rw	rw	rw	rw	r		rw				r	

Field	Bits	Туре	Description
EXIS0	[6:4]	rw	External Input Selection 0 This bit field determines which input line is selected for Input Channel (2i). 000 _B Input (2i) 0 is selected 001 _B Input (2i) 1 is selected 010 _B Input (2i) 2 is selected 011 _B Input (2i) 3 is selected 100 _B Reserved 101 _B Reserved
			110 _B Reserved 111 _B Reserved





- 2. Data sheet 분석 : ERU External Input Channel 설정 (3)
 - ✓ Switch가 pull-up device이기 때문에 Switch가 눌렸을 때, 신호는 High-level에서 Low-level로 바뀌며 Falling edge가 발생한다.
 - ✓ 따라서, Falling edge가 검출되었을 때 트리거 신호 (for External Interrupt)를 생성하기 위해 **FENO** bit를 1로 설정한다.
 - ✓ 생성된 트리거 신호를 Enable 하기 위해 EIENO bit를 1로 설정한다.

	EICR Exter		nput (Chan	nel R			Res	et Va	lue: 0	0000	0000 _H				
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	0		INP1		EI EN1	LD EN1	R EN1	F EN1	0		EXIS1			, ,)	
	r		rw		rw	rw	rw	rw	r		rw				r	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0		INP0		EI EN0	LD EN0	R EN0	F EN0	0		EXIS0			' ')	
٠	r		rw		rw	rw	rw	rw	r		rw				r	

Field	Bits	Туре	Description
FEN0	8	rw	Falling Edge Enable 0 This bit determines if the falling edge of Input Channel (2i) is used to set bit INTF(2i). 0 _B The falling edge is not used 1 _B The detection of a falling edge of Input Channel 0 generates a trigger event. INTF(2i) becomes set.
REN0	9	rw	Rising Edge Enable 0 This bit determines if the rising edge of Input Channel (2*i) is used to set bit INTF(2i). 0 _B The rising edge is not used 1 _B The detection of a rising edge of Input Channel (2*i) generates a trigger event. INTF(2*i) becomes set
LDEN0	10	rw	Level Detection Enable 0 This bit determines if bit INTF(2i) is cleared automatically if an edge of the input Input Channel (2i) is detected, which has not been selected (rising edge with REN0 = 0 or falling edge with FEN0 = 0). 0 _B Bit INTF(2i) will not be cleared 1 _B Bit INTF(2i) will be cleared
EIEN0	11	rw	External Input Enable 0 This bit enables the generation of a trigger event for request channel (2i) (e.g. for interrupt generation) when a selected edge is detected. 0 _B The trigger event is disabled 1 _B The trigger event is enabled







7.4.1.8 External Request Unit Registers

The External Input Channel Registers EICRi (i=0 to 3) for the 4 external input channels contain bits to configure the external request selection ERS and the event trigger logic ETL.


EICR Exter EICR	rnal li 1 rnal li 2 rnal li	nput (Chan	nel R	egist	er 1	(21	0 _H) 4 _H) 8 _H)			Res	et Va	lue:	0000	0000 _н 0000 _н
	-	nput (Chan	nel R	egist	er 3	(21	C _H)			Res	et Va	lue:	0000	0000 _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0		INP1		EI EN1	LD EN1	R EN1	F EN1	0		EXIS1				0	
r	-	rw		rw	rw	rw	rw	r		rw			-	r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		INP0		EI EN0	LD EN0	R EN0	F EN0	0		EXIS0				0	
r		rw		rw	rw	rw	rw	r		rw				r	

Field	Bits	Туре	Description
EXIS0	[6:4]	rw	External Input Selection 0 This bit field determines which input line is selected for Input Channel (2i). 000 _B Input (2i) 0 is selected 001 _B Input (2i) 1 is selected 010 _B Input (2i) 2 is selected 011 _B Input (2i) 3 is selected 100 _B Reserved 101 _B Reserved 111 _B Reserved 111 _B Reserved

User's Manual 7-239 V2.2, 2014-12 SCU, V3.8.9

Field	Bits	Туре	Description
FEN0	8	rw	Falling Edge Enable 0 This bit determines if the falling edge of Input Channel (2i) is used to set bit INTF(2i). 0 _B The falling edge is not used 1 _B The detection of a falling edge of Input Channel 0 generates a trigger event. INTF(2i) becomes set.
REN0	9	rw	Rising Edge Enable 0 This bit determines if the rising edge of Input Channel (2*i) is used to set bit INTF(2i). 0 _B The rising edge is not used 1 _B The detection of a rising edge of Input Channel (2*i) generates a trigger event. INTF(2*i) becomes set
LDEN0	10	rw	Level Detection Enable 0 This bit determines if bit INTF(2i) is cleared automatically if an edge of the input Input Channel (2i) is detected, which has not been selected (rising edge with REN0 = 0 or falling edge with FEN0 = 0). 0 _B Bit INTF(2i) will not be cleared 1 _B Bit INTF(2i) will be cleared
EIEN0	11	rw	External Input Enable 0 This bit enables the generation of a trigger event for request channel (2i) (e.g. for interrupt generation) when a selected edge is detected. 0 _B The trigger event is disabled 1 _B The trigger event is enabled
Field	Bits	Туре	Description
INPO	[14:12]	rw	Input Node Pointer This bit field determines the destination (output channel) for trigger event (2i) (if enabled by EIEN(2i)). 000 _B An event from input ETL 2i triggers output OGU0 (signal TR(2i) 0) 001 _B An event from input ETL 2i triggers output OGU1 (signal TR(2i) 1) 010 _B An event from input ETL 2i triggers output OGU2 (signal TR(2i) 2) 011 _B An event from input ETL 2i triggers output OGU3 (signal TR(2i) 3) 100 _B An event from input ETL 2i triggers output OGU4 (signal TR(2i) 0) 101 _B An event from input ETL 2i triggers output OGU4 (signal TR(2i) 0) 101 _B An event from input ETL 2i triggers output OGU5 (signal TR(2i) 0) 110 _B An event from input ETL 2i triggers output OGU6 (signal TR(2i) 0) 111 _B An event from input ETL 2i triggers output OGU6 (signal TR(2i) 0)

- 2. Data sheet 분석 : ERU External Input Channel 설정 (4)
 - ✓ ERU의 각 External Input Channel에서 생성된 트리거 신호는 Connecting Matrix를 통해 Output Channel에 전달된다.
 - ✓ Output Channel은 입력 받은 트리거 신호를 Interrupt 신호로 전달할 수 있다.
 - ✓ 생성된 트리거 신호를 Output Channel 0에 전달하기 위해 INPO bits를 000b로 설정한다.






Figure 7-40 External Request Unit Overview

- 2. Data sheet 분석 : ERU Flag Gating 설정 (1)
 - ✓ SCU_IGCR Register는 ERU의 Output Channel 0-7에 대한 설정을 한다.
 - ✓ 하나의 SCU_IGCR Register는 2개의 Channel에 대한 설정을 한다.
 (SCU_IGCR0: Channel 0-1, SCU_IGCR1: Channel 2-3, SCU_IGCR2: Channel 4-5, ...)
 - ✓ External Input Channel 2에서 생성된 트리거 신호가 Output Channel 0에 전달되기 때문에
 SCU_IGCRO Register의 IGPO bits를 설정한다.

SCU_IGCR0 Register 주소: F003_622Ch (F0036000h + 22Ch)

SCU_IGCR0 Register 구조:

EN0

Table 7-27	Registers Address Spaces - SCU Kernel Registers
-------------------	---

Mod	ule		Base	Addı	ess		End	bbA b	ress			No	te									
SCU			F003	6000	Н		F00	F003 63FF _H					-					-				
IGCR		_									_											
Flag	Gatır	ig Re	egiste	r 0			(22	CH)			Res	et Va	lue: (0000 (0000 _H							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16							
IG	P1	GE EN1			0	1	ı	IPEN 17	IPEN 16	IPEN 15	IPEN 14	IPEN 13	IPEN 12	IPEN 11	IPEN 10							
r	W	rw	-		r	1		rw	rw	rw	rw	rw	rw	rw	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
		GE		1	1	1	1	IPEN	IPEN	IPEN	IPEN	IPEN	IPEN	IPEN	IPEN							



- 2. Data sheet 분석 : ERU Flag Gating 설정 (2)
 - ✓ 트리거 신호를 IOUT (for External Interrupt)으로 출력하기 위해 IGPO bits를 01b로 설정한다.

Field	Bits	Туре	Description							
IGP0 [[15:14]	rw	Interrupt Gating Pattern 0 In each register IGCRj, bit field IGP0 determines how the pattern detection influences the output lines GOUT(2j) and IOUT(2j). 00 _B IOUT(2j) is inactive. The pattern is not considered. 01 _B IOUT(2j) is activated in response to a trigger event. The pattern is not considered. 10 _B The detected pattern is considered. IOUT(2j) is activated if a trigger event occurs while the pattern is present. 11 _B The detected pattern is considered. IOUT(2j) is activated if a trigger event occurs while the pattern is not present.							

EICR0	External Input Channel Register 0	210 _H	U, SV	U, SV, P	Application Reset	Page 7-239
EICR1	External Input Channel Register 1	214 _H	U, SV	U, SV, P	Application Reset	Page 7-239
EICR2	External Input Channel Register 3	218 _H	U, SV	U, SV, P	Application Reset	Page 7-239
EICR3	External Input Channel Register 4	21C _H	U, SV	U, SV, P	Application Reset	Page 7-239
EIFR	External Input Flag Register	220 _H	U, SV	BE	Application Reset	Page 7-243
FMR	Flag Modification Register	224 _H	U, SV	U, SV, P	Application Reset	Page 7-244
PDRR	Pattern Detection Result Register	228 _H	U, SV	BE	Application Reset	Page 7-245

User's Manual SCU, V3.8.9

7-313

V2.2, 2014-12



TC27x D-Step

Table 7-28 Register Overview of SCU (Offset from Main Register Base)

Short Name	Long Name	Offset	Access	s Mode	Reset	Descr	
		Addr.	Read	Write		iption See	
IGCR0	Interrupt Gating Register 0	22C _H	U, SV	U, SV, P	Application Reset	Page 7-246	
IGCR1	Interrupt Gating Register 1	230 _H	U, SV	U, SV, P	Application Reset	Page 7-246	
IGCR2	Interrupt Gating Register 2	234 _H	U, SV	U, SV, P	Application Reset	Page 7-246	
IGCR3	Interrupt Gating Register 3	238 _H	U, SV	U, SV, P	Application Reset	Page 7-246	

Symbol	Description								
U	Access Mode: Access permitted in User Mode 0 or 1.								
	Reset Value: Value or bit is not changed by a reset operation.								
SV	Access permitted only in Supervisor Mode.								
R	Read-only register.								
32	Only 32-bit word accesses are permitted to this register/address range.								
32/16	Only 32-bit or 16-bit acesses are permitted to this register/address range.								
CEx	CPUx Endinit protected register/address.								
SE	Safety Endinit protected register/address.								
E	Any CPU Endinit-protected register/address.								
P (or P0 / P1)	Access Enable Register protected register/address. (ACCEN0/1)								

1.1.5 Abbreviations and Acronyms

Access Terms

Description

Table 2

Symbol

PW

NC

BE

nBE

nΕ

The following acronyms and terms are used in this document:

addresses in the CSFR range.

ADC	Analog-to-Digital Converter
ALU	Arithmetic and Logic Unit
ASCLIN	Asynchronous/Synchronous Serial Controller with LIN
BCU	Bus Control Unit
BROM	Boot ROM & Test ROM
CAN	Controller Area Network
CAPCOM	Capture Compare Unit

Password-protected register/address.

access does not follow the given rules.

No change, indicated register is not changed.

Indicates that an access to this address range generates a Bus Error.

Indicates that no Bus Error is generated when accessing this address range, even though it is either an access to an undefined address or the

Indicates that no Error is generated when accessing this address or address range, even though the access is to an undefined address or

address range. True for CPU accesses (MTCR/MFCR) to undefined

User's Manual 1-4 V2.2, 2014-12 6



TC27x D-Step

Password Access to WDTxCON0

A correct password must be written to register WDTxCON0 (x=S CPU0,CPU1 or CPU2) in order to unlock it for modifications. Software must either know the correct password in advance or compute it at runtime. The passwords for each of the Watchdogs (x=S,CPU0,CPU1 or CPU2) can be different in order to provide independent watchdog functionality program flows to have independent watchdog functions.

The Safety Watchdog password register WDTSCON0 is protected by the generic SCU protection scheme which allows only configured master(s) to have write access (See ACCEN0).

CPU-specific Watchdog password registers WDTCPUyCON0 are individually protected such that they may only be written by the corresponding CPUy

A watchdog may be used within a safety application to provide a recovery time period during which software might attempt to recover from a safety alarm warning. To ensure that a CPU fault could not allow a fault to be ignored an option is provided to prevent watchdog unlocking if the Safety Management Unit (SMU) is not in the RUN state. This option may be enabled by bit WDTxCON0.UR.

If the password is valid and the SMU state meets the requirements of the WDTxCON0.US bit then WDTxCON0 will be unlocked as soon as the Password Access is completed. The unlocked condition will be indicated by WDTxCON0.LCK = 0. To ensure the correct servicing sequence, a password access is only permitted when the WDTxCON0.LCK bit was set prior to the access.

If an improper password value is written to WDTxCON0 during the Password Access, a Watchdog Access Error condition exists. Bit WDTxSR.AE is set and an alarm request is sent to the Safety Management Unit (SMU).

The 14-bit user-definable password, WDTxCON0.PW, provides additional options for adjusting the password requirements to the application's needs. It can be used, for instance, to detect unexpected software loops, or to monitor the execution sequence of routines.

Table 7-24 summarizes the requirements for the password. Various options exist, which are described in more detail below



TC27x D-Step

7.4.8.3 SCU Access Restriction Registers

The Access Enable Register 0 restricts write access to all SCU registers so that they may only be written by specified bus masters (eg CPUs). See the Bus chapter for the mapping of TAG ID to specific system masters and CPUs).

ACCEN0

Acce		Enable Register 0					(3FC _H)				Rese	t Val	ue: F	FFF F	FFF _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
EN 31	EN 30	EN 29	EN 28	EN 27	EN 26	EN 25	EN 24	EN 23	EN 22	EN 21	EN 20	EN 19	EN 18	EN 17	EN 16
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EN 15	EN 14	EN 13	EN 12	EN 11	EN 10	EN9	EN8	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
ENn (n = 0-31)	n	rw	Access Enable for Master TAG ID n This bit enables write access to the SCU kernel
			addresses for transactions with the Master TAG ID n 0_B Write access will not be executed 1_B Write access will be executed

ACCEN1

	Access Enable Register 1					(3F8 _H)				Reset Value: 0000 0000 _H					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								0							' .
	I							r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								0							<u> </u>
		1			1	-		r	-		-		-	1	

 User's Manual
 7-266
 V2.2, 2014-12
 User's Manual
 7-309
 V2.2, 2014-12


 SCU. V3.8.9
 SCU. V3.8.9
 SCU. V3.8.9

- 2. Data sheet 분석 : Safety Critical Register 설정 (1)
 - ✓ 설정해야 하는 SCU_EICR1 / SCU_IGCR0 Register는 Safety Critical Register이기 때문에 Write Protected (Safety ENDINIT, End-of-Initialization) 되어 있다.
 - ✓ 해당 Register를 수정하기 위해서는 Safety ENDINIT을 해제해야 한다.
 - ✓ SCU_WDTSCONO Register는 Safety Critical Register에 대한 Safety ENDINIT을 설정/해제한다.

SCU_WDTSCON0 Register 주소: F003_60F0h (F0036000h + 0F0h)

SCU_WDTSCON0 Register 구조:

Table 7-27	Registe	ers Addr	ess Spa	aces	- SCL	J Kerı	nel F	Registe	rs				
Module	Base	Address		End	Add	ress			No	te			
SCU F003 6000 _H					F003 63FF _H					-			
WDTSCON0 Safety WDT		Register	. 0	(0F	0 _H)			Rese	t Val	ue: Fl	FFC 0)00E _H	
24 20 (20 20	07 00	0.5	0.4	00	22	04	20	40	40	47	4.0	





- 2. Data sheet 분석 : Safety Critical Register 설정 (2)
 - ✓ **ENDINIT bit**는 Safety ENDINIT의 설정 상태를 나타내며 Modify Access를 통해서만 수정이 가능하다.
 - ✓ **LCK bit**는 SCU_WDTSCONO Register의 Lock 상태를 나타내며 해당 Register의 Lock 상태는 Password Access를 통해 Unlock 되고, Modify Access를 통해 Lock 된다.
 - ✓ PW bits는 SCU_WDTSCONO Register에 접근하기 위한 Password를 저장하며 해당 값을 읽으면

Field	Bits	Туре	Description
ENDINIT	0	rwh	End-of-Initialization Control Bit 0 _B Access to Endinit-protected registers is permitted. 1 _B Access to Endinit-protected registers is not permitted. This bit must be written with a '1' during a Password Access or Check Access (although this write is only used for the password-protection mechanism and is not stored). This bit must be written with the required ENDINIT update value during a Modify Access.
LCK	1	rwh	Lock Bit to Control Access to WDTxCON0 0 _B Register WDTxCON0 is unlocked 1 _B Register WDTxCON0 is locked (default after ApplicationReset) The current value of LCK is controlled by hardware. It is cleared after a valid Password Access to WDTxCON0 when WDTxSR.US is 0 (or when WDTxSR.US is 1 and the SMU is in RUN mode), and it is automatically set again after a valid Modify Access to WDTxCON0. During a write to WDTxCON0, the value written to this bit is only used for the password-protection mechanism and is not stored. This bit must be cleared during a Password Access to WDTxCON0, and set during a Modify Access to WDTxCON0.

PW	[15:2]	rwh	User-Definable Password Field for Access to WDTxCON0 This bit field is written with an initial password value
			during a Modify Access. A read from this bitfield returns this initial password, but bits [7:2] are inverted (toggled) to ensure that a simple read/write is not sufficient to service the WDT.
			If corresponding WDTxSR.PAS = 0 then this bit field must be written with its current contents during a Password Access or Check Access. If corresponding WDTxSR.PAS = 1 then this bit field must be written with the next password in the LFSR sequence during a Password Access or Check Access
			The default password after Application Reset is 00000000111100 _B
			A-step silicon: Bits [7:2] must be written with 111100 _B during Password Access and Modify Access. Read returns 000011 _B for these bits.

- 2. Data sheet 분석 : Safety Critical Register 설정 (3)
 - ✓ SCU_WDTSCONO Register에 적절한 값을 Write하여 Password Access를 수행한다.
 - ✓ Password Access는 SCU_WDTSCONO Register의 Lock 상태를 해제하며 과정은 다음과 같다.
 - 1. SCU_WDTSCONO Register의 값을 읽어 REL bits, PW bits를 파악한다.
 - 2. Bits[7:2] (PW bits의 일부)가 반전되어 읽히기 때문에 이를 반전시켜 정확한 PW bits를 얻는다.
 - 3. Write 할 값의 bits[31:16]은 읽혀진 REL bits 값으로 설정하고 bit[15:2]는 앞서 구한 정확한 PW bits 값으로 설정한다.
 - 4. Write 할 값의 bit[1]은 unlock(write 0) 후, bit[0]은 0으로 설정한다. (Safety ENDINIT 설정: bit[0] = 1, Safety ENDINIT 해제 : bit[0] = 0)
 - 5. 설정된 값을 SCU_WDTSCONO Register에 한번에 쓴다.
 - 6. SCU_WDTSCONO Register의 LCK bit를 확인하여 Lock 상태가 해제되었는지 파악한다.
 (Password Access가 정상적으로 수행되면 Lock 상태가 해제되며 LCK bit가 0으로 설정된다.)
 - ✓ Password Access를 통해 SCU_WDTSCONO Register의 Lock 상태가 해제되면 Modify Access를

- 2. Data sheet 분석 : Safety Critical Register 설정 (4)
 - ✓ SCU_WDTSCONO Register에 적절한 값을 Write하여 Modify Access를 수행한다.
 - ✓ Modify Access는 Safety ENDINIT을 설정/해제하며 과정은 다음과 같다.
 - 1. SCU_WDTSCONO Register의 값을 읽어 REL bits, PW bits를 파악한다.
 - 2. Bits[7:2] (PW bits의 일부)가 반전되어 읽히기 때문에 이를 반전시켜 정확한 PW bits를 얻는다.
 - 3. Write 할 값의 bits[31:16]은 읽혀진 REL bits 값으로 설정하고 bit[15:2]는 앞서 구한 정확한 PW bits 값으로 설정한다.
 - 4. Write 할 값의 bit[1]은 unlock(write 0) 후, bit[0]은 1로 설정한다. (Safety ENDINIT 설정: bit[0] = 1, Safety ENDINIT 해제 : bit[0] = 0)
 - 5. 설정된 값을 SCU_WDTSCONO Register에 한번에 쓴다.
 - 6. SCU_WDTSCONO Register의 LCK bit를 확인하여 Lock 상태가 다시 설정되었는지 파악한다.
 (Modify Access가 정상적으로 수행되면 Lock 상태가 설정되며 LCK bit가 1로 설정된다.)
 - ✓ Modify Access를 통해 Safety ENDINIT을 해제하면 Safety Critical Register를 수정할 수 있으며


```
/* ERU Input Channel 2 Setting */
/* Password Access to unlock WDTSCON0 */
SCU_WDTSCON0 = ((SCU_WDTSCON0 ^ 0xFC) & ~(1 << LCK)) | (1 << ENDINIT);
while((SCU_WDTSCON0 & (1 << LCK)) != 0);

// Modify Access to clear ENDINIT bit
SCU_WDTSCON0 = ((SCU_WDTSCON0 ^ 0xFC) | (1 << LCK)) & ~ (1 << ENDINIT);
while((SCU_WDTSCON0 & (1 << LCK)) == 0);
```

```
/* Password Access to unlock WDTSCON0 */
SCU_WDTSCON0 = ((SCU_WDTSCON0 ^ 0xFC) & ~(1 << LCK)) | (1 << ENDINIT);
while((SCU_WDTSCON0 & (1 << LCK)) != 0);

/* Modify Access to set ENDINIT bit */
SCU_WDTSCON0 = ((SCU_WDTSCON0 ^ 0xFC) | (1 << LCK)) | (1 << ENDINIT);
while((SCU_WDTSCON0 & (1 << LCK)) == 0);
```

- 2. Data sheet 분석 : Interrupt Router 설정 (1)
 - ✓ Interrupt Router는 Interrupt Trigger를 Service Providers (CPU 0-2, DMA)에 연결한다.
 - ✓ Switch 신호에 따라 ERU에서 생성된 트리거 신호는 Output Channel 0의 IOUT으로 출력된다.
 - ✓ 해당 출력은 Interrupt Router의 SCUERUO SRN (Service Request Node)와 연결된다.
 - ✓ 해당 노드에 대한 설정을 하기 위해 SRC_SCUERUO Register를 설정해야 한다.






Figure 16-1 Block Diagram of the TC27x Interrupt System

- 2. Data sheet 분석 : Interrupt Router 설정 (2)
 - ✓ SRC_SCUERUO Register는 SCUERUO SRN에 대한 Interrupt 설정을 한다.
 - ✓ 해당 Interrupt의 우선순위를 설정하기 위해 SRPN bits를 Ah (임의의 값)로 설정한다. (우선순위는 해당 Interrupt가 할당된 Service Provider에서 Interrupt Vector Table의 Index가 된다.)
 - ✓ 해당 Interrupt가 CPU0에서 처리되도록 하기 위해 TOS bits를 0h로 설정한다.
 - ✓ 해당 Interrupt를 Enable 하기 위해 SRE bit를 1로 설정한다.

Note

SRC_SCUERU0 Register 주소: F003_8CD4h (F0038000h + CD4h)

SRC_SCUERU0 Register 구조:

Race Address

Modula

Table 16-3 Registers Address Space - Service Request Control Registers (SRC)

End Address

Module				base Address				Ena Address				Note			
SRC I				F00	F003 8000 _H				F003 9FFF _H						
SRC_SCUERUm (m=0-3) SCU ERU Service Request m (0CD4 _H +m*4 _H) Reset Value: 0000										0000	0000 _H				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Rese rved	SWS CLR	SVVS	IOVC LR	IOV	SET R	CLR R	SRR	0			ECC				
rh	W	rh	W	rh	W	W	rh		r	•		rv	vh		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0		TC	os	SRE	())				SRPN					
	r r		N	rw		r				r	W				

Field	Bits	Туре	Description
SRPN	[7:0]	rw	Service Request Priority Number 00 _H Service request is on lowest priority 01 _H Service request is one before lowest priority FF _H Service request is on highest priority Note: For a CPU 01H is the lowest priority as 00H is never serviced. For the DMA 00H triggers channel 0
SRE	10	rw	Service Request Enable 0 _B Service request is disabled 1 _B Service request is enabled
тоѕ	[12:11]	rw	Type of Service Control 0 _H CPU0 service is initiated 1 _H CPU1 service is initiated 2 _H CPU2 service is initiated 3 _H DMA service is initiated

3. 프로그래밍

- 1) Switch 및 LED가 연결된 PORT에 대한 설정을 수행하는 함수를 구현한다.
 - ✓ 자세한 내용은 이전 강의자료 (GPIO)를 참고한다.

```
#define PORT10 BASE
                            (0xF003B000)
32 #define PORT10 IOCR0
                           (*(volatile unsigned int*)(PORT10_BASE + 0x10))
   #define PORT10 OMR
                           (*(volatile unsigned int*)(PORT10 BASE + 0x04))
34
   #define PC1
                           11
   #define PC2
                           19
38 #define PCL1
                           17
39 #define PCL2
                           18
40 #define PS1
                           1
41 #define PS2
```

PORT13 IO (LED RED) 설정관련 레지스터 주소 및 비트 필드 정의

PORT13 IO (LED RED) 설정 초기화 코드



3. 프로그래밍

- 1) Switch 및 LED가 연결된 PORT에 대한 설정을 수행하는 함수를 구현한다.
 - ✓ 자세한 내용은 이전 강의자료 (GPIO)를 참고한다.

```
/* Define PORT02 Registers for Switch2 */
41 #define PORT02_BASE (0xF003A200)
42 #define PORT02_IOCR0 (*(volatile unsigned int*)(PORT02_BASE + 0x10))
43 #define PORT02_IN (*(volatile unsigned int*)(PORT02_BASE + 0x24))
44 
45 #define PC1 11
46 #define P1 1
```

PORT02 IO (Switch2) 설정관련 레지스터 주소 및 비트 필드 정의

PORT02 IO (Switch2) 설정 코드

3. 프로그래밍

- 2) ERU를 설정하기 위한 함수를 구현한다.
 - ① SCU_WDTSCONO Register를 통해 Password/Modify Access를 수행하여 Safety ENDINIT을 해제한다.
 - ② SCU_EICR1 Register를 통해 ERU의 Channel 2의 입력으로 Input 1을 설정한다.
 - ③ SCU_EICR1 Register를 통해 Falling edge가 트리거 신호를 생성하도록 설정하고 이를 Enable 한다.
 - ④ SCU_EICR1 Register를 통해 생성된 트리거 신호가 Output Channel 0에 전달되도록 한다.
 - ⑤ SCU_IGCRO Register를 통해 전달된 트리거 신호가 IOUT으로 출력되도록 설정한다.
 - ⑥ SCU_WDTSCONO Register를 통해 Password/Modify Access를 수행하여 Safety ENDINIT을 설정한다.
 - ⑦ SRC_SCUERU0 Register를 통해 SCUERU0 SRN의 우선순위를 설정한다.
 - ⑧ SRC_SCUERU0 Register를 통해 SCUERU0 SRN의 처리가 CPU0에서 수행되도록 설정한다.
 - ⑨ SRC_SCUERU0 Register를 통해 SCUERU0 SRN의 Interrupt를 Enable 한다.

3. 프로그래밍

2) ERU를 설정하기 위한 함수를 구현한다.

```
// SCU Registers
#define SCU_BASE (0xF0036000)

#define SCU_WDTSCON0 (*(volatile unsigned int*)(SCU_BASE + 0x0F0))

#define SCU_EICR1 (*(volatile unsigned int*)(SCU_BASE + 0x214))

#define SCU_IGCR0 (*(volatile unsigned int*)(SCU_BASE + 0x22C))
#define LCK
#define ENDINIT
#define INPO
#define EIEN0
#define FEN0
#define EXISO
#define IGP0
// SRC Registers
#define SRC_BASE (0xF0038000)
#define SRC_SCUERU0 (*(volatile unsigned int*)(SRC_BASE + 0xCD4))
#define TOS
#define SRE
                                       10
#define SRPN
```

ERU 설정관련 레지스터 주소 및 비트 필드 정의

- 3. 프로그래밍
 - 2) ERU를 설정하기 위한 함수를 구현한다.

```
93 /* Initialize External Request Unit (ERU) */
 94⊖ void init ERU(void)
        /* ERU Input Channel 2 Setting */
        /* Password Access to unlock WDTSCON0 */
        SCU_WDTSCON0 = ((SCU_WDTSCON0 ^ 0xFC) & \sim (1 << LCK)) | (1 << ENDINIT);
        while((SCU WDTSCON0 & (1 << LCK)) != 0);
101
        // Modify Access to clear ENDINIT bit
        SCU WDTSCONØ = ((SCU WDTSCONØ ^ ØxFC) | (1 << LCK)) & ~ (1 << ENDINIT);
103
        while((SCU WDTSCON0 & (1 << LCK)) == 0);
105 (2)
        SCU EICR1 &= ~((0x7) << EXISO);
                                                  // External input 1 is selected
106
        SCU EICR1 |= ((0x1) << EXISO);
107
        SCU_EICR1 |= (1 << FEN0);
108
                                                  // Falling edge enable
110
        SCU EICR1 |= ((0x1) << EIEN0);
                                                  // The trigger event is enabled
111
112
        SCU EICR1 &= ~((0x7) << INP0);
                                                  // An event from input ETL 2 triggers output OGU 0
113
114
        SCU_IGCR0 &= ~((0x3) << IGP0);
                                                  // IOUT(0) is activated in response to a trigger event
115
        SCU IGCR0 |= ((0x1) << IGP0);
                                                  // The pattern is not considered
116
        /* Password Access to unlock WDTSCON0 */
while((SCU WDTSCON0 & (1 << LCK)) != 0);</pre>
120
121
        /* Modify Access to set ENDINIT bit */
122
        SCU WDTSCON0 = ((SCU WDTSCON0 ^ 0xFC) | (1 << LCK)) | (1 << ENDINIT);
123
        while((SCU WDTSCON0 & (1 << LCK)) == 0);
124
        /* SRC Interrupt Setting For ECU */
126
        SRC_SCUERU0 &= ~((0xFF) << SRPN);
                                                  // Set Priority : 0x0A
127
        SRC SCUERU0 = ((0x0A) << SRPN);
        SRC SCUERUØ &= \sim((0x3) << TOS);
                                                  // CPU0 services
131 (9)
        SRC SCUERU0 |= (1 << SRE);
                                                  // Service Request is enabled
132
```



44/34

3. 프로그래밍

- 3) ERU를 통한 External Interrupt에 대한 ISR를 구현한다.
 - ✓ 해당 함수가 ISR 임을 나타내기 위해 컴파일러 지시자를 앞에 붙인다.
 - __interrupt(PRIORITY) : 괄호 안에는 ISR에 대응되는 Interrupt의 우선순위를 입력한다.
 - __vector_table(CPU_NUM) : 괄호 안에는 해당 ISR을 수행하는 CPU 번호를 입력한다.
 - ✓ ISR이 수행된 후, 해당 Interrupt Flag가 자동으로 Clear 되기 때문에 이를 위한 코드가 필요하지 않다.

ERUO Interrupt Service Routine

3. 프로그래밍

4) 동작에 따라 'main' 함수를 구현한다.


```
31 /* Define PORT10 Registers for LED */
32 #define PORT10 BASE
                            (0xF003B000)
33 #define PORT10 IOCR0
                            (*(volatile unsigned int*)(PORT10 BASE + 0x10))
                            (*(volatile unsigned int*)(PORT10_BASE + 0x04))
   #define PORT10 OMR
35
   #define PC1
                           11
   #define PCL1
                           17
   #define PS1
   /* Define PORT02 Registers for Switch2 */
41 #define PORT02 BASE
                            (0xF003A200)
   #define PORT02 IOCR0
                           (*(volatile unsigned int*)(PORT02 BASE + 0x10))
   #define PORT02 IN
                            (*(volatile unsigned int*)(PORT02 BASE + 0x24))
44
   #define PC1
                           11
   #define P1
47
   /* Define SCU Registers for Interrupt */
   #define SCU BASE
                            (0xF0036000)
   #define SCU WDTSCON0
                           (*(volatile unsigned int*)(SCU BASE + 0x0F0))
51 #define SCU EICR1
                            (*(volatile unsigned int*)(SCU BASE + 0x214))
52 #define SCU IGCR0
                            (*(volatile unsigned int*)(SCU BASE + 0x22C))
   #define LCK
   #define ENDINIT
   #define INP0
                           12
   #define EIEN0
                            11
   #define FEN0
59 #define EXISO
   #define IGP0
62 /* Define SRC Registers for Interrupt */
63 #define SRC BASE
                            (0xF0038000)
   #define SRC SCUERU0
                           (*(volatile unsigned int*)(SRC BASE + 0xCD4))
   #define TOS
                           11
   #define SRE
                            10
   #define SRPN
   IfxCpu syncEvent g cpuSyncEvent = 0;
```

```
134⊖ int core0 main(void)
135 {
136
        IfxCpu enableInterrupts();
137
138⊖
        /* !!WATCHDOGØ AND SAFETY WATCHDOG ARE DISABLED HERE!!
139
         * Enable the watchdogs and service them periodically if it is required
140
141
        IfxScuWdt disableCpuWatchdog(IfxScuWdt getCpuWatchdogPassword());
142
        IfxScuWdt disableSafetyWatchdog(IfxScuWdt getSafetyWatchdogPassword());
143
144
        /* Wait for CPU sync event */
145
        IfxCpu emitEvent(&g cpuSyncEvent);
146
        IfxCpu waitEvent(&g cpuSyncEvent, 1);
147
148
        init ERU():
                                                    // Initialize ERU
149
        init LED();
                                                    // Initialize LED
150
        init Switch();
                                                    // Initialize Switch
151
152
        while(1)
153
154
155
        return (1);
156 }
157
    interrupt(0x0A) vector table(0)
159@ void ERUØ ISR(void)
160 {
161
        PORT10 OMR |= ((1<<PCL1) | (1<<PS1));
                                                         // Toggle LED RED
162 }
163
```


- ✓ '__enable()'을 통해 CPU의 Global Interrupt Enable을 수행한다.
- ✓ 앞서 구현한 함수들을 호출한다.

4. 동작 확인


✔ Build 및 Debug 후 ('Resume' 버튼 클릭), Switch를 누를 때마다 LED가 Toggle 되는 것을 확인한다.







SW1 & SW2 External Interrupt



ECU_EICR1 ESR3 Input Channel 3 Select as P02.0, Then Interrupt Setting

ESR3 → Output Channel 1

SRC_SCUERU1 CPU0.0x0B Interrupt

Interrupt Service Routine

```
112 void init ERU(void)
114
       /* ERU Input Channel 2 Setting */
       /* Password Access to unlock WDTSCONO */
       SCU_WDTSCON0 = ((SCU_WDTSCON0 ^ 0xFC) & ~(1 << LCK)) | (1 << ENDINIT);
       while((SCU_WDTSCONO & (1 << LCK)) != 0);</pre>
       // Modify Access to clear ENDINIT bit
       SCU_WDTSCON0 = ((SCU_WDTSCON0 ^ 0xFC) | (1 << LCK)) & ~(1 << ENDINIT);
       while((SCU_WDTSCON0 & (1 << LCK)) == 0);</pre>
       SCU_EICR1 &= (((0x7) << EXISO) | ((0x7) << EXIS1));
                                                                  // External input clear
       SCU_EICR1 &= (((0x7) << INP0) | ((0x7) << INP1));
                                                                  // Input Node Pointer Clear
       SCU_IGCR0 &= (((0x3) << IGP0) | ((0x3) << IGP1));
                                                                  // Interrupt Gating Patter 2, 3 Clear
       SCU_EICR1 |= (0x1 << EXISO)
                                                                  // P02.1 select
                     (0x2 \ll EXIS1)
                                                                  // P02.0 select
       SCU EICR1 |= (0x1 << FEN0)
                                                                  // Falling edge enable
                     (0x1 << FEN1)
       SCU_EICR1 |= (0x1 << EIEN0)
                                                                  // The trigger event is enabled
                     (0x1 << EIEN1)
       SCU EICR1 |= (0x0 << INP0)
                                                                  // Trigger Input Channel 2 -> Output Channel 0
                     (0x1 << INP1)
                                                                  // Trigger Input Channel 3 -> Output Channel 1
       SCU_IGCRO |= (0x1 << IGPO)
                                                                  // Input Channel 2 activated, pattern is not considered
                     (0x1 << IGP1)
                                                                  // Input Channel 3 activated, pattern is not considered
       /* Password Access to unlock WDTSCONO */
       SCU WDTSCONO = ((SCU WDTSCONO ^ 0xFC) & ~(1 << LCK)) | (1 << ENDINIT);
       while((SCU WDTSCONO & (1 << LCK)) != 0);</pre>
       /* Modifu Access to set ENDINIT bit */
       SCU_WDTSCON0 = ((SCU_WDTSCON0 ^ 0xFC) | (1 << LCK)) | (1 << ENDINIT);
       while((SCU_WDTSCON0 & (1 << LCK)) == 0);</pre>
       /* SRC Interrupt Setting For ECU */
       SRC_SCUERUO &= ~((0xFF) << SRPN);</pre>
                                                     // Set Priority : 0x0A
       SRC_SCUERU0 |= ((0x0A) << SRPN);</pre>
       SRC_SCUERU0 |= (1 << SRE);</pre>
                                                     // Service Request is enabled
       SRC\_SCUERU1 &= ((0xFF) << SRPN);
                                                     // Set Priority : 0x0B
       SRC\_SCUERU1 | = ((0x0B) << SRPN);
       SRC_SCUERU1 \&= ((0x3) << TOS);
                                                     // CPU0 services
       SRC_SCUERU1 |= (1 << SRE);</pre>
                                                     // Service Request is enabled
162 }
                                                                                  188 __interrupt(0x0A) __vector_table(0)
                                                                                  189 void ERUO_ISR(void)
                                                                                  190 {
                                                                                  191
                                                                                          PORT10_OMR |= ((1<<PCL1) | (1<<PS1));
                                                                                  192 }
                                                                                  194 __interrupt(0x0B) __vector_table(0)
                                                                                  195 void ERU1_ISR(void)
                                                                                          PORT10_OMR |= ((1<<PCL2) | (1<<PS2));
                                                                                  198 }
```

111 /× Initialize External Request Unit (ERU) ×/

115

117 118

119

120

121

122 123

124

125

126 127

128

129 130

131

132 133

134

135 136

137

138 139

140

141 142

143

144

145 146

147

148 149 150

151

152

153 154

155 156

157

158 159

160 161

SW1 & SW2 External Interrupt

// Toggle LED RED // Toggle LED BLUE

Debounce (Software)

```
166 volatile int sw1_cnt;
167 volatile int sw2 cnt:
168 volatile unsigned int systick_curr;
169 volatile unsigned int systick_prev;
170 volatile unsigned int systick;
172 int core0_main(void)
173 {
174
        IfxCpu_enableInterrupts();
175
176
        /× !!WATCHDOGO AND SAFETY WATCHDOG ARE DISABLED HERE!!
177
         * Enable the watchdogs and service them periodically if it is required
178
179
       IfxScuWdt_disableCpuWatchdog(IfxScuWdt_getCpuWatchdogPassword());
180
       IfxScuWdt_disableSafetyWatchdog(IfxScuWdt_getSafetyWatchdogPassword());
181
182
        /× Wait for CPU sync event ×/
183
       IfxCpu_emitEvent(&g_cpuSyncEvent);
       IfxCpu_waitEvent(&g_cpuSyncEvent, 1);
185
        sw1_cnt = 0;
187
        sw2_cnt = 0;
        init ERU():
                                                   // Initialize ERU
        init_LED();
                                                   // Initialize LED
        init_Switch();
                                                   // Initialize Switch
        systick_prev = SYSTEM_TIMER_0_31_0;
195
        while(1)
196
       {
197
            systick_curr = SYSTEM_TIMER_0_31_0;
198
            systick = systick_curr - systck_prev;
199
200
            if( systick > 1000000 )
                                               // 1M/100M = 10ms
201
202
                systick_prev = systick_curr;
203
                if( sw1_cnt != 0 ) sw1--;
204
                if( sw2_cnt != 0 ) sw2--;
205
206
207
208
209
       return (1);
210 }
211
212 __interrupt(0x0A) __vector_table(0)
213 void ERU0_ISR(void)
214 {
215
       if( sw2_cnt == 0 )
216
       {
            PORT10_OMR |= ((1<<PCL1) | (1<<PS1));
217
                                                            // Toggle LED RED
218
            sw2_cnt = 100;
219
220 }
222 __interrupt(0x0B) __vector_table(0)
223 void ERU1_ISR(void)
224 {
225
       if( sw1_cnt == 0 )
226
            PORT10_OMR |= ((1<<PCL2) | (1<<PS2));
                                                            // Toggle LED BLUE
            sw1_cnt = 100;
```



229 230 }

Bit Operation @ Interrupt

```
int_eru0_serviced = 0;
    while(1)
        irq eru0 = 0x000000000;
        irq_eru0 |= 0x00010000;
        if( int_eru0_serviced == 1 )
            if( (irq eru0 & 0x00000001) == 0 )
                printf("error: irq_eru0[0] is zero...\n");
                int_eru0_serviced = 0;
            else
                int eru0 serviced = 0;
    return (1);
__interrupt(0x0A) __vector_table(0)
void ERU0 ISR(void)
    PORT10_OMR |= ((1<<PCL1) | (1<<PS1));
                                          // Toggle LED RED
    irq eru0 |= 0x000000001;
    int eru0 serviced = 1;
```

Bit Operation @ Interrupt

Read와 Write 사이에 Interrupt 발생 시 Abnormal Operation 해결방법:

Modify
Write - Write Only: Set, Clear 와 같은 형식으로
- Read 전 Interrupt Disable, Write 이후 Interrupt Enable

```
00000000080000242:
                     lea
                                  a15, [a15]0xe0
0000000080000246:
                                  d15,#0x0
                     mov
0000000080000248:
                                  [a15],d15
                     st.w
                           irq eru0 |= 0x00010000;
160
000000008000024a:
                     movh.a
                                  a15,#0x6000
0000000008000024e:
                     lea
                                  a15,[a15]0xe0
0000000080000252:
                     movh.a
                                  a2,#0x6000
0000000080000256:
                     lea
                                  a2,[a2]0xe0
0000000008000025a:
                     ld.w
                                  d15, [a2]
                                                                      NG
                                  d15,d15,#0x1,#0x10,#0x1
000000008000025c:
                     insert
0000000080000260:
                                  [a15],d15
                     st.w
                           if( int eru0 serviced == 1 )
162
                                  a15,#0x6000
0000000080000262:
                     movh.a
00000000080000266:
                     lea
                                  a15,[a15]0xdc
000000008000026a:
                     ld.w
                                  d15,[a15]
000000008000026c:
                                  d15,#0x1,0x800002a0
                     jne
                                if( (irg eru0 & 0x00000001) == 0 )
164
                                  a15,#0x6000
000000008000026e:
                     movh.a
0000000080000272:
                     lea
                                  a15, [a15]0xe0
```

Q&A

Thank you for your attention

OOOOO Architecture and
Compiler
for Embedded Systems Lab.

School of Electronics Engineering, KNU

ACE Lab (hn02301@gmail.com)

