

V-Core both sides full length of pcb SmartPort Inverter SmartPort Inverter SmartPort Inverter SmartPort Inverter SmartPort Inverter R2 R2 3 **41** R2 R2 V-Core both sides full length of pcb SmartPort Inverter SmartPort Inverter SmartPort Inverter SmartPort Inverter R2 R3 **H** R2 R3 ## R2 V-Core both sides full length of pcb SmartPort Inverter SmartPort Inverter SmartPort Inverter SmartPort Inverter SmartPort Inverter R2 # R2 R2 V-Core both sides full length of pcb SmartPort Inverter SmartPort Inverter SmartPort Inverter SmartPort Inverter SmartPort Inverter R2 R2 V-Core both sides full length of pcb SmartPort Inverter SmartPort Inverter SmartPort Inverter SmartPort Inverter SmartPort Inverter R3 H R2 R3 ## ## F R3 **H** R2 R2 R2 V-Core both sides full length of pcb

0 0 V-Core both sides full length of pcb \blacksquare V-Core both sides full length of pcb V-Core both sides full length of pcb \blacksquare V-Core both sides full length of pcb V-Core both sides full length of pcb \Box V-Core both sides full length of pcb

0 0 V-Core both sides full length of pcb \blacksquare V-Core both sides full length of pcb V-Core both sides full length of pcb \blacksquare V-Core both sides full length of pcb V-Core both sides full length of pcb \Box V-Core both sides full length of pcb

V-Core both sides full length of pcb			
V-Core both sides full length of pcb			
V-Core both sides full length of pcb			
V-Core both sides full length of pcb			
V-Core both sides full length of pcb			

V-Core both sides full length of pcb

Comment	Description	Designator	Footprint	LibRef	Quantity
1617111611111	Headers & Wire Housings WR-PHD 2.54mm Hdr 5P Single Str Gold	J1	61300511121	61300511121	1
2N7002-7-F	MOSFET N-CH 60V 200MA SOT23-3	Q1, Q2	SOT23-3N	2N7002-7-F	2
4.7k	Resistor 4.7k 0603 +- 1% 0.1	R1, R2	R0603	RES_YAG_RC0603FR- 074K7L	2
47k	Resistor 47k 0603 +- 1% 0.1	R3	R0603	RES_YAG_RC0603FR- 0747KL	1

Design Rules Verification ReportFilename : C:\github\rcmodel\smartport\smartport_inverter.PcbDoc

Warnings 0 Rule Violations 0

٧	Warnings	
T	Total	0

Rule Violations	0
Clearance Constraint (Gap=0.35mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ((All))	0
Width Constraint (Min=0.1mm) (Max=1mm) (Preferred=0.15mm) (WithinRoom('BGA'))	0
Width Constraint (Min=0.1mm) (Max=5mm) (Preferred=0.15mm) (All)	0
Differential Pairs Uncoupled Length using the Gap Constraints (Min=0.1mm) (Max=0.16mm) (Prefered=0.1mm) and	0
Power Plane Connect Rule(Relief Connect)(Expansion=0.5mm) (Conductor Width=0.25mm) (Air Gap=0.25mm)	0
Minimum Annular Ring (Minimum=0.1mm) (All)	0
Minimum Annular Ring (Minimum=0.35mm) (OnLayer('Mid-Layer 1'))	0
Minimum Annular Ring (Minimum=0.35mm) (OnLayer('Mid-Layer 2'))	0
Hole Size Constraint (Min=0.2mm) (Max=15mm) (All)	0
Hole Size Constraint (Min=0.1mm) (Max=2.5mm) (isVia And WithinRoom('MCU_IO'))	0
Hole To Hole Clearance (Gap=0.4mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.07mm) (All),(All)	0
Net Antennae (Tolerance=20mm) (InNetClass('JTAG'))	0
Net Antennae (Tolerance=0mm) (All)	0
Matched Lengths(Tolerance=14.2mm) (InDifferentialPair ('USB_D'))	0
Matched Lengths(Tolerance=1.27mm) (InNetClass('Flash'))	0
Matched Lengths(Tolerance=8mm) (InNetClass('RMII'))	0
Matched Lengths(Tolerance=10mm) (InNetClass('XIP'))	0
Matched Lengths(Tolerance=2.3mm) (InDifferentialPairClass('DP_ETH'))	0
Matched Lengths(Tolerance=2mm) (InNetClass('MD'))	0
Matched Lengths(Tolerance=8mm) (InNetClass('SD'))	0
Matched Lengths(Tolerance=10mm) (InNetClass('SSD'))	0
Total	0