

**SEMESTER – II****Faculty of Information and Communication Engineering****M.E. VLSI Design****215VLP01 - VLSI Design Laboratory - II****(Requirement for a batch of 16 students)**

Sl. No	Description of Equipment	Quantity required	Quantity available	Deficiency %
1	OMAP 3530 Processor ( ARM Cortex – A8 Processor + C64X DSP)	18	20	NIL
2	PROGRAMMABLE Logic (Xilinx SPARTAN 6 FPGA)	18	20	NIL
3	Touch Screen TFT LCD Display	18	20	NIL
4	Industry Standard Peripherals like JTAG, SD card Interface, 10/100 Mbps Ethernet, UART's, USB OTG, ADC & DAC	18	20	NIL
5	Interface Debugging, Communication and I/O expansions	18	20	NIL
6	Drivers for supporting application software development on the kit	18	20	NIL
7	Embedded Linux ported on the ULK board	18	20	NIL
8	GNU Eclipse based GUI for Flash / FPGA Programming	18	20	NIL
9	Enclosure and External keypad for Processor	18	20	NIL

<b>Adhiyamaan College of Engineering – Autonomous</b>		<b>Regulation</b>	<b>R2015</b>
<b>Department</b>	Electronics and Communication Engineering	<b>Programme Name</b>	<b>M.E VLSI</b>

### SEMESTER I


Course code	Course name	Hours/week			Credit	Maximum mark		
		L	T	P	C	CA	EA	Total
<b>115VLP01</b>	<b>VLSI DESIGN LABORATORY I</b>	0	0	3	2	50	50	100
<b>Objective(s)</b>	<ul style="list-style-type: none"> <li>To design Multiplexers, Decoders, Comparators, Counters and Shift registers</li> <li>To design FIR Filter, High Speed Multipliers, ALU using FPGA</li> <li>To realize the Universal Modulator, Real Time Clock, Traffic Light Controller and Stepper motor using FPGA</li> <li>To monitor the temperature using FPGA</li> </ul>							
<b>Prerequisites</b>								

### LIST OF EXPERIMENTS

- Design of Multiplexers, Decoders, Comparators, Counters and Shift Registers using HDL.
- Design of FIR Filter using HDL.
- Design of High Speed Multipliers using HDL.
- Design of ALU using HDL.
- Design of Universal Modulator using HDL.
- Realization of Real Time Clock using FPGA.
- Realization of Traffic Light Controller using FPGA.
- Realization of Stepper Motor using FPGA.
- Write a VHDL Code to display messages on the given 7 Segment display accepting Hex keypad input data using FPGA.
- Temperature monitoring using sensor through LCD Display using FPGA.
- Realization of LED Display using FPGA.
- Realization of Waveform Generation using FPGA.


### Course outcomes

- Ability to design Multiplexers, Decoders, Comparators, Counters and Shift registers
- Ability to design FIR Filter, High Speed Multipliers, ALU using FPGA
- Ability to realize the Universal Modulator, Real Time Clock, Traffic Light Controller and Stepper motor using FPGA
- Monitoring the temperature using FPGA

  
**Professor and Head**  
 Department of Electronics and Communication Engineering  
 Adhiyamaan College of Engineering (Autonomous)  
 HOSUR - 635 109, Krishnagiri Dist., Tamil Nadu



Adhiyamaan College of Engineering – Autonomous Regulation						R2015			
Department		Electronics and Communication Engineering			Programme Name		M.E VLSI DESIGN		
SEMESTER II									
Course code	Course name	Hours/week			Credit	Maximum mark			
		L	T	P		C	CA	EA	Total
215VLP01	VLSI DESIGN LABORATORY II	0	0	3	2	50	50	100	
Objective(s)	<ul style="list-style-type: none"><li>• To design FIFO, MAC Unit, Vetribi decoder, AES using UTLF.</li><li>• To Realize ADC, I<sup>2</sup>C Bus, LCD (Touch and Character) using UTLF.</li><li>• To Realize FFT, convolution filter using UTLF.</li></ul>								
Prerequisites	Nil								
LIST OF EXPERIMENTS									
<ol style="list-style-type: none"><li>1. Design &amp; implementation of high speed FIFO.</li><li>2. Design &amp; implementation of MAC unit.</li><li>3. Design &amp; implementation of vetribi decoder.</li><li>4. Realization of Analog to Digital Converter.</li><li>5. Implementation of Ethernet protocol.</li><li>6. Design &amp; implementation of IIR filter.</li><li>7. Realization of Finite Fourier Transforms (FFT).</li><li>8. Design &amp; implementation of Advanced Encryption Standard (AES).</li><li>9. Realization of Inter-Integrated Circuit (I<sup>2</sup>C) Bus.</li><li>10. Realization of the given message through character Liquid Crystal Display (LCD).</li><li>11. Realization of convolution filter.</li><li>12. Realize the process of the given image through Touch Liquid Crystal Display (LCD) using ARM processor.</li></ol>									
Course Outcomes									
<ul style="list-style-type: none"><li>• Ability to design FIFO, MAC Unit, Vetribi decoder.</li><li>• Ability to Realize ADC, I<sup>2</sup>C Bus, LCD (Touch and Character).</li><li>• Ability to Realize FFT, convolution filter</li></ul>									

  
 Professor and Head  
 Department of Electronics and Communication Engineering  
 Adhiyamaan College of Engineering (Autonomous)  
 HGSUR - 635 109, Krishnagiri (Dt.), Tanjil Nadu.



# ADHIYAMAAN COLLEGE OF ENGINEERING

(Autonomous)

Affiliated to Anna University - Chennai. Approved by AICTE - New Delhi  
Accredited by NBA, AICTE & NAAC with 'A' Grade - UGC - New Delhi.  
(An ISO 9001:2008 Certified Institution)



Dr. M.G.R. Nagar, HOSUR - 635 109, Krishnagiri (Dist.), Tamil Nadu, India.

Phone : Off. : 04344 - 260570, 261001-3, 261020

Website : [www.adhiyamaan.ac.in](http://www.adhiyamaan.ac.in)

Fax : 04344 - 260573

E-mail : [principal@adhiyamaan.ac.in](mailto:principal@adhiyamaan.ac.in)

PO No:432/2014

Date: 07.05.2014

To,

iWave Systems Technologies Pvt Ltd.  
No. 7/B, 29th Main, BTM Layout 2nd Stage,  
Bangalore - 560 076, India.

Dear Sir,

Sub: Purchase order for the 20 sets of Unified Technology Learning Platform (UTLP) - Reg

With reference to the above, we are pleased to issue the purchase order for the supply of 20 UTLP sets as per the following agreed terms and conditions.

S.No.	Description	Qty	Unit price	Amount
	<b>Unified Technology Learning Platform Specifications:</b>			
	<ul style="list-style-type: none"> <li>• OMAP 3530 Processor (ARM Cortex-A8 Processor + C64X DSP)</li> <li>• Programmable logic (Xilinx SPARTAN 6 FPGA)</li> <li>• Touch screen TFT LCD Display</li> <li>• Industry standard peripherals like JTAG, SD Card Interface, 10/100 Mbps Ethernet, UART's, USB OTG, ADC &amp; DAC</li> <li>• Interfaces Debugging, Communication &amp; I/O expansions</li> <li>• Drivers for supporting application software development on the kit</li> <li>• Embedded Linux ported on the ULK board</li> <li>• GNU Eclipse based GUI for Flash/FPGA programming and application development</li> </ul>	20 Nos	30,000	6,00,000.00
	Enclosure and external keypad			
			Total	6,00,000.00
			Add: Excise Duty @ 12.36%	74,160.00
			Add: VAT @ 5.5%	37,079.00
			<b>Grand Total</b>	<b>7,11,239.00</b>

(Rupees Seven Lakhs Eleven Thousand Two Hundred and Thirty Nine Only)

DESPATCHED

19.8.14

OFFICE  
NAGAR  
109

Principal

Adhiyamaan College of Engineering  
Dr. M.G.R. Nagar, HOSUR - 635 109



This document is not valid unless signed by an official of the Bank (In addition to the cashier in case of deposit by cash)  
 यह दस्तावेज तभी वैध होगा जब तक कि बैंक के अधिकारी (कैशियर के अतिरिक्त नकद जमा करने के मामले में) द्वारा हस्ताक्षरित नहीं हो।

இந்தியன் ஓவர்சீஸ் வங்கி

इण्डियन ओवरसीज बैंक Indian Overseas Bank

K. Kallu

கிண்டி शाखा Branch

07-03-2014

2014

வ.கு./அவ.மா/ டி.டி./எம்.டி/பே.சி

DD/MT on

07-03-2014

पर आश्रित हो

(மாவட்டத்தையும் குறிப்பிடுக) (District also)

பெயர் நாம் Favouring

inve systems

Technologies Pvt. Ltd

		மதி.ப.
தொகை ரகம் Amount	35206	-
பரிமாற்றம் வினியம் Exchange	34	-
மொத்தம் கூடு Total	355240	-

அபேதக க் நம் ப் பத

ACIE

Applicant's Name and Address

140821

JRNO: IO BAN 14066110667

கே.கே.என்

கே.கே.என் Cashier

Signature of Dy. Manager

Dy. Manager

Purchase Order No:

Date:

To,

iWave Systems Technologies Pvt Ltd.  
No. 7/B, 29th Main, BTM Layout 2nd Stage,  
Bangalore - 560 076,  
India

Dear Sir,

Sub: Purchase order for the 20 sets of Unified Technology Learning Platform (UTLP) – Reg

With reference to the above, we are pleased to issue the purchase order for the supply of 20 UTLP sets as per the following agreed terms and conditions.

Sl No	Description	Total Qty	Unit price in INR	Total Price in INR
1.	<b>Unified Technology Learning Platform Specifications:</b> <ul style="list-style-type: none"> <li>• OMAP 3530 Processor (ARM Cortex-A8 Processor + C64X DSP)</li> <li>• Programmable logic (Xilinx SPARTAN 6 FPGA)</li> <li>• Touch screen TFT LCD Display</li> <li>• Industry standard peripherals like JTAG, SD Card Interface, 10/100 Mbps Ethernet, UART's, USB OTG, ADC &amp; DAC</li> <li>• Interfaces Debugging, Communication &amp; I/O expansions</li> <li>• Drivers for supporting application software development on the kit</li> <li>• Embedded Linux ported on the ULK board</li> <li>• GNU Eclipse based GUI for Flash/FPGA programming and application development</li> <li>• Enclosure and external keypad</li> </ul>	20	30000/-	6,00,000/- (Rupees Six Lakhs only)
2.	Excise Duty @ 12.36%			Rs. 74,160/-
3.	VAT @ 5.5%			Rs. 37,079/-
	<b>TOTAL</b>			<b>Rs. 7,11,239/-</b>