SEMESTER-II

Faculty of Information and Communication Engineering M.E. VLSI Design

215VLP01 - VLSI Design Laboratory - II

(Requirement for a batch of 16 students)

SI. No	Description of Equipment	Quantity required	Quantity available	Deficiency	
ì	OMAP 3530 Processor (ARM Cortex – A8 Processor + C64X DSP)	18	20	NIL	
2	PROGRAMMABLE Logic (Xilinx SPARTAN 6 FPGA)	18	20	NIL	
3	Touch Screen TFT LCD Display	18	20	NIL	
4	Industry Standard Peripherals like JTAG, SD card Interface, 10/100 Mbps Ethernet, UART's, USB OTG, ADC & DAC Interface Debugging, Communication and I/O expansions		20	NIL	
5			20	NIL	
	Drivers for supporting application software development on the kit	18	20	NIL	
SCHOOL STATE	Embedded Linux ported on the ULK board	18	20	NIL	
	GNU Eclipse based GUI for Flash / FPGA Programming	18	20	NIL	
	Enclosure and External keypad for Processor	18	20	NIL	

		Autonomous	Regi	latio	n		R20	15	
Adhiyamaan Co Department		Engineering	Programme Name				M.E VLSI		
		SEMESTER			_	G 11		continue de	and !
			Hour	s/wee	k	Credit	Maxir	,	And the second second
Course code	Co	ourse name	L	T	P	C	CA	EA	Total
115VLP01	V	LSI DESIGN LABORATORY I	0	0	3	2	50	50	100
Objective(s)		 To design Multiplexers, Decoder To design FIR Filter, High Speed To realize the Universal Modula Controller and Stepper motor us To monitor the temperature usin 	d Multi tor, Re ing FP0	pliers al Tir 3A	s, A	LU using	FPGA		Risters
Prerequisites									
TICT OF EV	DE								4 400.4

LIST OF EXPERIMENTS

- 1. Design of Multiplexers, Decoders, Comparators, Counters and Shift Registers using HDL.
- 2. Design of FIR Filter using HDL.
- 3. Design of High Speed Multipliers using HDL.
- 4. Design of ALU using HDL.
- 5. Design of Universal Modulator using HDL.
- 6. Realization of Real Time Clock using FPGA.
- 7. Realization of Traffic Light Controller using FPGA.
- 8. Realization of Stepper Motor using FPGA.
- 9. Write a VHDL Code to display messages on the given 7 Segment display accepting Hex keypad input data using FPGA.
- 10-Temperature monitoring using sensor through LCD Display using FPGA.
- 11. Realization of LED Display using FPGA.
- 12. Realization of Waveform Generation using FPGA.

Course outcomes

- Ability to design Multiplexers, Decoders, Comparators, Counters and Shift registers
- Ability to design FIR Filter, High Speed Multipliers, ALU using FPGA
- Ability to realize the Universal Modulator, Real Time Clock, Traffic Light Controller and Stepper motor using FPGA
- Monitoring the temperature using FPGA

Department of Electronics and Communication Engineering Adhivamaan College of Engineering (Automorphis) 605 109. Knshrayar Otta Tamil Nada

Adhiyamaan	College of Engineering - Autonomou	s Re	gulatio	on		R20	15		
Department	Electronics and Communication Engineering	Prog	Programme Name				M.E VLSI DESIGN		
	SEMESTE	RII							
Course as 1	C		Hours/week		Credit	Maximum mark		nark	
Course code	Course name	L	T	P	С	CA	EA	Total	
215VLP01	VLSI DESIGN LABORATORY II	0	0	3	2	50	50	100	
Objective(s)	 To design FIFO, MAC Unit, Vetribi decoder, AES using UTLP. To Realize ADC, I²C Bus, LCD (Touch and Character) using UTLP. To Realize FFT, convolution filter using UTLP. 								
Prerequisites	Nil								

LIST OF EXPERIMENTS

- 1. Design & implementation of high speed FIFO.
- 2. Design & implementation of MAC unit.
- 3. Design & implementation of vetribi decoder.
- 4. Realization of Analog to Digital Converter.
- 5. Implementation of Ethernet protocol.
- 6. Design & implementation of IIR filter.
- 7. Realization of Finite Fourier Transforms (FFT).
- 8. Design & implementation of Advanced Encryption Standard (AES).
- Realization of Inter-Integrated Circuit (I²C) Bus.
- 10. Realization of the given message through character Liquid Crystal Display (LCD).
- 11. Realization of convolution filter.
- 12. Realize the process of the given image through Touch Liquid Crystal Display (LCD) using ARM processor.

Course Outcomes

- Ability to design FIFO, MAC Unit, Vetribi decoder.
- Ability to Realize ADC, I²C Bus, LCD (Touch and Character).
- Ability to Realize FFT, convolution filter

Professor and Head

Department of Electronics and Communication Engineering Adhivamean College of Engineering (Autonomous) HOSUR - 635 109. Krishmagan (Dt.), Tanvil Nadu.

ADHIYAMAAN COLLEGE OF ENGINEERING



(Autonomous)

Affiliated to Anna University-Chennai. Approved by AICTE - New Delhi Accordited by NBA, AICTE & NAAC with 'A' Grade - UGC - New Delhi, (An ISO 9001:2008 Certified Institution)



Dr. M.G.R. Nagar, HOSUR - 635 109, Krishnagiri (Dist.), Tamil Nadu, India.

Phone: Cff.: 04344 - 260570, 261001-3, 261020

Fax : 04344 - 260573

Website: www.adhiyamaan.ac.in

E-mail: principal@adhiyamaan.ac.in

PO Nor432/2014

Date: 07.05.2014

To.

Wave Systems Technologies Pvt Ltd.

No. 7/B, 29th Main, BTM Layout 2nd Stage,

Bangalore - 560 076, India.

Dear Ser.

Sub: Purchase order for the 20 sets of Unified Technology Learning Platform (UTLP) - Reg

With reference to the above, we are pleased to issue the purchase order for the supply of 20 UTLP

sets as per the following agreed terms and conditions

S.No.	Description	Qty	Unit price	Amount	
	Unified Technology Learning Platform Specifications: OMAP 3530 Processor (ARM Cortex-A8 Processor + C64X DSP) Programmable logic (Xilinx SPARTAN 6 FPGA) Touch screen TFT LCD Display Industry standard peripherals like JTAG, SD Card Interface, 10/100 Mbps Ethernet, UART's, USB OTG, ADC & DAC Interfaces Debugging, Communication & I/O expansions Drivers for supporting application software development on the kit Embedded Linux ported on the ULK board GNU Eclipse based GUI for Flash/FPGA programming and application development	20 Nos	30,000	6,00,000.00	
And the second second second	Enclosure and external keypad		Total	6,00,000.00	
- I william in the same	Add: Excise Duty @ 12.36%				
and the second	Add: VAT @ 5.5%				
management for the con-	and the second s	,,,,,,,	Grand Total	7,11,239.0	

(Rupees Seven Lakhs Eleven Thousand Two Hundred and Thirty Nine Only)

Adhiyamaan College of Engineering Or. M.G.R. Nagar, HOSUR - 635 109

. 1:3

		-		
Purc	hase	Ord	PI	No:

Date:

To,

iWave Systems Technologies Pvt Ltd. No. 7/B, 29th Main, BTM Layout 2nd Stage, Bangalore - 560 076, India

Dear Sir,

Sub: Purchase order for the 20 sets of Unified Technology Learning Platform (UTLP) - Reg

With reference to the above, we are pleased to issue the purchase order for the supply of 20 UTLP sets as per the following agreed terms and conditions.

SI No	Description	Total Qty	Unit price in INR	Total Price in INR
1.	 Unified Technology Learning Platform Specifications: OMAP 3530 Processor (ARM Cortex-A8 Processor + C64X DSP) Programmable logic (Xilinx SPARTAN 6 FPGA) Touch screen TFT LCD Display Industry standard peripherals like JTAG, SD Card Interface, 10/100 Mbps Ethernet, UART's, USB OTG, ADC & DAC Interfaces Debugging, Communication & I/O expansions Drivers for supporting application software development on the kit Embedded Linux ported on the ULK board GNU Eclipse based GUI for Flash/FPGA programming and application development Enclosure and external keypad 	20	30000/-	6,00,000/- (Rupees Six Lakhs only)
	Excise Duty @ 12.36%	(e x ev 8e	o, kanalasa di otto	Rs. 74,160/- Rs. 37,079/-