# MIPS32: Single-Cycle CPU


Seungwan Noh

Pusan National University
Department of Electronics Engineering

#### **Contents**

- Instruction Set Architecture
- Single-cycle CPU Design
- Verilog HDL Implementation
- Simulation
- References

- "What a CPU should do."
- CPU designers design a CPU to implement the ISA.
- An interface between SW and HW.




#### Operand types

Operand type	Bits	Value range	Corresponding to C	
Byte	8	-128 to +127	signed char	
Unsigned byte	8	0 to 255	unsigned char	
Half word	16	-32,768 to $+32,767$	short int	
Unsigned half word	16	0 to 65,535	unsigned short int	
Word	32	-2,147,483,648 to $+2,147,483,647$	int	
Unsigned word	32	0 to 4,294,967,295	unsigned int	
Single-precision FP	32		float	
Double-precision FP	64		double	

- Instruction types
  - ✓ Arithmetic operation
  - √ Logic operation
  - √ Shift operation
  - ✓ Memory access
  - ✓I/O access
  - ✓ Control transfer
  - √ Floating-point calculation
  - √System control


- Register-register architecture
  - ✓ All operands are explicitly in a general-purpose register file.
  - ✓ Almost all RISC type ISAs use this architecture.



#### Addressing Modes

- ✓ Register Operand Addressing
  - The operand is in a register file.
  - add r3, r1, r2
- ✓ Immediate Addressing
  - The operand is in instruction.
  - addi r1, r1, -1
- ✓ Direct Addressing
  - The operand is in the memory whose address is given in the instruction.
  - add r3, r1, [0x1234]
- ✓ Register Indirect Addressing
  - The operand is in the memory whose address is given by a register.
  - add r3, r1, (r2)
- ✓ Offset Addressing
  - The operand is in the memory whose address is the sum of an offset and a register.
  - add r3, r1, 0x1234(r2)

- MIPS32 Instruction Format and Registers
- R (register)
  - $\checkmark op$  is 0, the operation is specified by *func*.
  - ✓ Shift instruction use sa to specify the shift amount, rt is shifted to rd.
  - ✓ Other R-format read *rs, rt* and write the result to *rd*.
- I (immediate)
  - ✓ Use *immediate* as the second source operand.
  - √ The 16-bit immediate must be sign-extended into 32 bits.
  - ✓ The first source operand is rs, and the result is written into rt.
  - ✓ The conditional branch compare rs and rt, immediate as an offset for the branch target address.
  - ✓ The load/store instructions load/store data of rt to memory, the memory address is the sum of rs and immediate.
- **J** (jump)
  - ✓ Shifted to the left by 2 bits to form a low 28 bits of the jump target address.



#### MIPS general-purpose registers


Register name	Register number	Use		
\$zero	0	Constant 0		
\$at	1	Assembler temporary		
\$v0 to \$v1	2 to 3	Function return value		
\$a0 to \$a3	4 to 7	Function parameters		
\$t0 to \$t7	8 to 15	Temporaries		
\$s0 to \$s7	16 to 23	Saved temporaries		
\$t8 to \$t9	24 to 25	Temporaries		
\$k0 to \$k1	26 to 27	Reserved for OS kernel		
\$gp	28	Global pointer		
\$sp	29	Stack pointer		
\$fp	30	Frame pointer		
\$ra	31	Return address		

#### ■ 20 MIPS integer instructions

Inst.	[31:26]	[25:21]	[20:16]	[15:11]	[10:6]	[5:0]	Meaning
add	000000	rs	rt	rd	00000	100000	Register add
sub	000000	rs	rt	rd	00000	100010	Register subtract
and	000000	rs	rt	rd	00000	100100	Register AND
or	000000	rs	rt	rd	00000	100101	Register OR
xor	000000	rs	rt	rd	00000	100110	Register XOR
sll	000000	00000	rt	rd	sa	000000	Shift left
srl	000000	00000	rt	rd	sa	000010	Logical shift right
sra	000000	00000	rt	rd	sa	000011	Arithmetic shift right
jr	000000	rs	00000	00000	00000	001000	Register jump
addi	001000	rs	rt		Immediate		Immediate add
andi	001100	rs	rt		Immediate		Immediate AND
ori	001101	rs	rt		Immediate		Immediate OR
xori	001110	rs	rt		Immediate		Immediate XOR
lw	100011	rs	rt		offset		Load memory word
$\mathbf{s}\mathbf{w}$	101011	rs	rt		offset		Store memory word
beq	000100	rs	rt		offset		Branch on equal
bne	000101	rs	rt		offset		Branch on not equal
lui	001111	00000	rt		immediate		Load upper immediate
j	000010			address			Jump
jal	000011			address			Call


- A single-cycle CPU executes each instruction in on clock cycle.
- The most cost-effective but time-consuming CPU.
- The circuits for instruction fetch
  - ✓PC points a memory location of instructions.
  - √The instruction in the location will be executed by the CPU.
  - ✓ PC is a byte address.
  - ✓Incremented by 4 because instruction is 32 bits (4 bytes).
- The circuits for instruction execution
  - **√**ALU
  - ✓ Register File
  - ✓ Control Unit

### Single-Cycle CPU




### Single-Cycle CPU


Implement an instruction cache and a data cache inside the CPU so that only one off-chip memory module can be used for storing both the program and data.




■ The circuits required by R-format instructions.




• add/sub/and/or/xor (instruction fetch)




sll/srl/sra (instruction fetch)




• add/sub/and/or/xor (instruction execute)




add/sub/and/or/xor (write back)




■ The circuits required by I-format instructions.




addi/andi/ori/xori/lui (instruction fetch)




addi/andi/ori/xori/lui (instruction execute)




addi/andi/ori/xori/lui (write back)




■ The circuit required by load/store instructions.




■ The circuit required by load/store instructions.




#### **-** /w




#### ■ SW




■ The circuits required by conditional branch instructions.




beq/bne (instruction fetch)




beq/bne (instruction execute)




beq/bne (comparison result z)




beq/bne (branch target address)




beq/bne (branch)




beq/bne (branch X)




■ The circuits required by J-format instructions.




■ The circuits required by J-format *jal* instructions.





■ The circuits required by J-format *j/jal* instructions.





■ The circuits required by J-format *j/jal* instructions.








































### Register File

- The register file contains 32 general-purpose registers.
- Two read ports (port A and B) and write port.
- Each port has a 5-bit address input (register number).
- 32-bit data input and write enable are provided for write port.



### Register File

- A register file (RF) has 32 bits, it can be designed with 32 D-FFs.
- Each read port uses a 32-bit 32-to-1 MUX to select one register output according to its 5-bit read register number.





### **Datapath**


- A CPU is consists of a datapath and a control unit.
- A datapath is a collection of functional units.
   ✓ALU, register file, and MUX
- A control unit manages the operations of the datapath.


- Selection for Next PC (Selection Signal: pcsrc)
- The PC will be updated on the rising edge of the clock.
- PC+4 will be written to the PC.
- But beq/bne, jr, j/jal may transfer control to a branch or jump target address not PC+4
- 4-to-1 MUX can be used to select an address for the next PC.


```
beq/bne rs, rt, label # if (eq/ne) pc <-- label
                                                                offset
                                                           rt
                                                       rs
                                                    оp
jr
                                                                    func
                      # pc <-- rs
        rs
                                                    op
                                                       rs
j/jal
       address
                 # pc <-- address << 2
                                                            address
                                                    op
```






















### **ALU Input A**

- Selection for ALU Input A (Selection signal: shift)
- Shift instructions use sa as the shift amount.
- Other instructions may use the value in the register rs.



### **ALU Input B**

- Selection for ALU Input B (Selection Signal: aluimm and regrt)
- The *immediate* of the I-format instructions will be sent to input b.
- Other instructions may use the value in the register rt.



## Register File Inputs


- Selection for Register File Inputs (Selection Signals: m2reg, jal)
- The data that will be written to the register file may be the output of the ALU, the data in the data memory, or the return address (for jal).
- The destination register number may be *rd*, *rt*, or a constant 31.
- The load instruction writes the data read from the memory to the register rt of the register file.
- Other instructions may write the output of the ALU to rd or rt.

```
      add rd, rs, rt
      # rd <-- rs + rt</td>
      op rs rt rd 0 func

      lw rt, imm(rs)
      # rt <-- mem[rs+imm]</td>
      op rs rt rd 0 func

      jal address # $31 <-- pc + 4; pc <-- address << 2 op address</td>
```

# **Register File Inputs**



#### Instruction decode

	R-format	I- and J	I- and J-format		
Inst.	op[5:0]	func[5:0]	Inst.	op[5:0]	
i_add i_sub i_and i_or i_xor i_sll i_srl i_sra i_jr	000000 000000 000000 000000 000000 00000	100000 100010 100100 100101 100110 000000	i_addi i_andi i_ori i_xori i_lw i_sw i_beq i_bne i lui	001000 001100 001101 001110 100011 101011 000100 000101 001111	
			i_j i_jal	000010 000011	

### Control signals

Signal	Meaning	Action					
wreg	Write register	1: write; 0: do not write					
regrt	Destination register is rt	1: select rt; 0: select rd					
jal	Subroutine call	1: is jal; 0: is not jal					
m2reg	Save memory data	1: select memory data; 0: select ALU result					
shift	ALU A uses sa	1: select sa; 0: select register data					
aluimm	ALU B uses immediate	1: select immediate; 0: select register data					
sext	Immediate sign extend	1: sign-extend; 0: zero extend					
aluc[3:0]	ALU operation control	x000: ADD; x100: SUB; x001: AND					
	•	x101: OR; x010: XOR; x110: LUI					
		0011: SLL; 0111: SRL; 1111: SRA					
wmem	Write memory	1: write memory; 0: do not write					
pcsrc[1:0]							
		10: register data; 11: jump address					

### Control signals truth table


Inst.	Z	wreg	regrt	jal	m2reg	shift	aluimm	sext	aluc[3:0]	wmem	pcsrc[1:	: 0]
i add	X	1	0	0	0	0	0	X	x 0 0 0	0	0 0	
_ i_sub	X	1	0	0	0	0	0	X	x 1 0 0	0	0 0	ALU control signals
i and	X	1	0	0	0	0	0	X	x 0 0 1	0	0 0	( <u>wreg, aluc</u> )
i or	X	1	0	0	0	0	0	X	x 1 0 1	0	0 0	( <u>mreg, arae</u> )
i_xor	X	1	0	0	0	0	0	X	x 0 1 0	0	0 0	
i_sll	X	1	0	0	0	1	0	X	0011	0	0 0	shift control signals
i_srl	X	1	0	0	0	1	0	X	0 1 1 1	0	0 0	(wreg, shift, aluc)
i_sra	X	1	0	0	0	1	0	X	1111	0	0 0	(wreg, siliit, aluc)
i_jr	X	0	X	X	X	X	X	X	X X X X	0	10	
i_addi	X	1	1	0	0	0	1	1	x 0 0 0	0	0 0	
i_andi	X	1	1	0	0	0	1	0	x 0 0 1	0	0 0	immediate control signals
i_ori	X	1	1	0	0	0	1	0	x 1 0 1	0	0 0	(wreg, regrt, aluimm, sext, aluc)
i_xori	X	1	1	0	0	0	1	0	x 0 1 0	0	0 0	
i_lw	X	1	1	0	1	0	1	1	x 0 0 0	0	0 0	
i_sw	X	0	X	X	X	0	1	1	x 0 0 0	1	0 0	•
i_beq	0	0	X	X	X	0	0	1	x 0 1 0	0	0 0	language a sustant at annula
i_beq	1	0	X	X	X	0	0	1	x 0 1 0	0	0 1	branch control signals
i_bne	0	0	X	X	X	0	0	1	x 0 1 0	0	0 1	(z, sext, aluc, pcsrc)
i bne	1	0	X	X	X	0	0	1	x 0 1 0	0	0 0	
i_lui	X	1	1	0	0	X	1	X	x 1 1 0	0	0 0	
i_j	X	0	X	X	X	X	X	X	X X X X	0	11	
i_jal	X	1	X	1	X	X	X	X	X X X X	0	1 1	

### Control signals truth table

Inst.	Z	wreg	regrt	jal	m2reg	shift	aluimm	sext	aluc[3:0]	wmem	pcsrc[1:0	0]
i_add	X	1	0	0	0	0	0	X	x 0 0 0	0	0 0	
i_sub	X	1	0	0	0	0	0	X	x 1 0 0	0	0 0	
i_and	X	1	0	0	0	0	0	X	x 0 0 1	0	0 0	
i_or	X	1	0	0	0	0	0	X	x 1 0 1	0	0 0	
i_xor	X	1	0	0	0	0	0	X	x 0 1 0	0	0 0	
i_sll	X	1	0	0	0	1	0	X	0011	0	0 0	
i_srl	X	1	0	0	0	1	0	X	0 1 1 1	0	0 0	
i sra	X	1	0	0	0	1	0	X	1111	0	0 0	tours as at at an
i_jr	X	0	X	X	X	X	X	X	$\mathbf{x} \mathbf{x} \mathbf{x} \mathbf{x}$	0	10	jump register
i_addi	X	1	1	0	0	0	1	1	x 0 0 0	0	0.0	(pcsrc)
_ i_andi		1	1	0	0	0	1	0	x 0 0 1	0	0 0	
i_ori	X	1	1	0	0	0	1	0	x 1 0 1	0	0 0	
i_xori	X	1	1	0	0	0	1	0	x 0 1 0	0	0.0	
i_lw	X	1	1	0	1	0	1	1	x 0 0 0	0	0.0	load (wreg, regrt, m2reg, aluimm, sext)
_ i_sw	X	0	X	X	X	0	1	1	$x \ 0 \ 0 \ 0$	1	0.0	store (aluimm, sext, wmem)
i_beq	0	0	X	X	X	0	0	1	x 0 1 0	0	0.0	Store (drainini, Sext, Willelin)
i_beq	1	0	X	X	X	0	0	1	x 0 1 0	0	0 1	
i_bne	0	0	X	X	X	0	0	1	x 0 1 0	0	0 1	land
i bne	1	0	X	X	X	0	0	1	x 0 1 0	0	0 0	load upper immediate
i_lui	X	1	1	0	0	X	1	X	x 1 1 0	0	0.0	(wreg, regrt, aluimm, aluc)
 i_j	X	0	X	X	X	X	X	X	XXXX	0	11	jump ( <i>pcsrc</i> )
i_jal	X	1	X	1	X	X	X	X	XXXX	0		jump and link ( <i>wreg, jal, pcsrc</i> )

# Single-cycle CPU Design in Verilog HDL

Dataflow style



```
module sccomp (clk, clrn, inst, pc, aluout, memout);
                                                                                          input [5:0] op, func;
                               clk, clrn;
                 [31:0]
                              pc;
                  [31:0]
                              inst;
                 [31:0]
                              aluout;
                                                                                                         m2reg;
      output [31:0]
                              memout;
                                                                                                         aluimm:
                  [31:0]
                              data;
      wire
                               wmem:
      sccpu cpu (
                                                                                                 i_add = rtype & func[5] & ~func[4] & ~func[3] & ~func[2] & ~func[1] & ~func[0];
                                                                                                 i_sub = rtype & func[5] & ~func[4] & ~func[3] & ~func[2] & func[1] & ~func[0];
            .clk(clk),
                                                                                                 i and = rtype & func[5] & ~func[4] & ~func[3] & func[2] & ~func[1] & ~func[0]:
                                                                                                 i_or = rtype & func[5] & ~func[4] & ~func[3] & func[2] & ~func[1] & func[0];
            .clrn(clrn),
                                                                                          wire i_xor = rtype & func[5] & ~func[4] & ~func[3] & func[2] & func[1] & ~func[0];
            .inst(inst),
                                                                                                 i_sll = rtype & ~func[5] & ~func[4] & ~func[3] & ~func[2] & ~func[1] & ~func[0];
                                                                                                 i_srl = rtype & ~func[5] & ~func[4] & ~func[3] & ~func[2] & func[1] & ~func[0];
             .mem(memout),
                                                                                                 i_sra = rtype & ~func[5] & ~func[4] & ~func[3] & ~func[2] & func[1] & func[0];
                                                                                          wire i jr = rtype & ~func[5] & ~func[4] & func[3] & ~func[2] & ~func[1] & ~func[0];
            .pc(pc),
            .wmem(wmem),
                                                                                          wire i_addi = -op[5] \& -op[4] \& op[3] \& -op[2] \& -op[1] \& -op[0];
             .alu(aluout),
                                                                                          wire i_andi = ~op[5] & ~op[4] & op[3] & op[2] & ~op[1] & ~op[0];
                                                                                          wire i_{ori} = \sim op[5] \& \sim op[4] \& op[3] \& op[2] \& \sim op[1] \& op[0];
             .data(data)
                                                                                                 i_xori = ~op[5] & ~op[4] & op[3] & op[2] & op[1] & ~op[0];
                                                                                                 i_1w = op[5] & \sim op[4] & \sim op[3] & \sim op[2] & op[1] & op[0];
                                                                                                 i_sw = op[5] & \sim op[4] & op[3] & \sim op[2] & op[1] & op[0];
                                                                                                 i_beq = \sim op[5] \& \sim op[4] \& \sim op[3] \& op[2] \& \sim op[1] \& \sim op[0];
                                                                                                 i bne = \sim op[5] \& \sim op[4] \& \sim op[3] \& op[2] \& \sim op[1] \& op[0];
     // inst memory
                                                                                                i lui = ~op[5] & ~op[4] & op[3] & op[2] & op[1] & op[0];
      scinstmem imem (
             .a(pc),
                                                                                          wire i_j = \text{-op}[5] \& \text{-op}[4] \& \text{-op}[3] \& \text{-op}[2] \& \text{-op}[1] \& \text{-op}[0];
                                                                                          wire i jal = \sim op[5] \& \sim op[4] \& \sim op[3] \& \sim op[2] \& op[1] \& op[0];
            .inst(inst)
                                                                                          assign regrt = i_addi | i_andi | i_ori | i_xori | i_lw | i_lui;
                                                                                          assign jal = i jal;
                                                                                          assign m2reg = i_lw;
     // data memory
                                                                                          assign wmem = i_sw;
      scdatamem dmem (
                                                                                          assign aluc[3] = i_sra;
            .clk(clk),
                                                                                          assign aluc[1] = i_xor | i_sll | i_srl | i_sra | i_xori | i_beq | i_bne | i_lui;
                                                                                          assign aluc[0] = i_and | i_or | i_sll | i_srl | i_sra | i_andi | i_ori;
            .dataout(memout),
            .datain(data),
                                                                                          assign aluimm = i addi | i andi | i ori | i xori | i lw | i lui | i sw;
                                                                                          assign sext = i_addi | i_lw | i_sw | i_beq | i_bne;
             .addr(aluout),
                                                                                          assign pcsrc[0]= i_beq & z | i_bne & ~z | i_j | i_jal;
             .we(wmem)
                                                                                          assign wreg = i_add | i_sub | i_and | i_or | i_xor | i_sll |
                                                                                                          i_srl | i_sra | i_addi | i_andi | i_ori | i_xori |
```

# Single-cycle CPU Design in Verilog HDL

#### Behavioral style

```
module sccpu(
         input
                              clk,
         input
                              clrn,
         input
                      [31:0]
                              mem,
         input
                      [31:0]
                              inst,
         output reg [31:0]
                              pc,
         output
                 reg [31:0]
                              alu,
         output
                      [31:0]
                              data,
         output reg
                              wmem
10
11
12
         reg
                          wreg;
13
                 [4:0]
                          dest rn;
         reg
14
                 [31:0]
                          next_pc;
         reg
15
                  [31:0]
         wire
                          pc4 = pc + 4;
```

```
// Instruction Field
18
        wire
                 [5:0]
                         op
                              = inst[31:26];
19
        wire
                 [4:0]
                              = inst[25:21];
                         rs
                 [4:0]
                              = inst[20:16];
20
        wire
                         rt
                              = inst[15:11];
21
        wire
                 [4:0]
                         rd
22
                 [4:0]
                              = inst[10:06];
        wire
23
                 [5:0]
                         func = inst[05:00];
        wire
24
        wire
                 [15:0]
                         imm = inst[15:00];
25
                         addr = inst[25:00];
        wire
                 [25:0]
26
                         sign = inst[15];
        wire
                         offset = {{14{sign}},imm,2'b00};
27
        wire
                 [31:0]
                         j_addr = {pc4[31:28],addr,2'b00};
28
        wire
                 [31:0]
```

# Single-cycle CPU Design in Verilog HDL

#### Behavioral style

```
// Program Counter
         // Instruction Decode
                                                                                  always @(posedge clk or negedge clrn) begin
        // R-format
                                                                                     if (!clrn) begin
                          = (op == 6'b000000) & (func == 6'b100000);
32
         wire
                 i add
                                                                                         pc <= 0;
                 i sub
                          = (op == 6'b000000) & (func == 6'b100010);
         wire
                                                                                     end else begin
                                                                                         pc <= next pc;</pre>
                 i and
                          = (op == 6'b000000) & (func == 6'b100100);
34
         wire
                                                                                     end
                          = (op == 6'b000000) & (func == 6'b100101);
                 i or
         wire
                                                                                  end
                          = (op == 6'b000000) & (func == 6'b100110);
         wire
                 i xor
                 i sll
                          = (op == 6'b000000) & (func == 6'b000000);
         wire
                                                                                  // Data written into Register File
                                                                                        [31:0] data to regfile = i lw ? mem : alu;
                 i srl
                          = (op == 6'b000000) & (func == 6'b000010);
         wire
                          = (op == 6'b000000) & (func == 6'b000011);
         wire
                 i sra
        wire
                 i ir
                          = (op == 6'b000000) & (func == 6'b001000);
                                                                                         [31:0] regfile [1:31];
        // I-format
                                                                                        [31:0] a = (rs == 0) ? 0 : regfile[rs];
                                                                                  wire
                                                                                        [31:0] b = (rt == 0) ? 0 : regfile[rt];
                 i \; addi = (op == 6'b001000);
         wire
                 i \text{ and} i = (op == 6'b001100);
         wire
                                                                                  integer i; // to initialize regfile or the error occurs
                 i ori
                         = (op == 6'b001101);
         wire
                                                                                  always @(posedge clk or negedge clrn) begin
                 i \times i = (op == 6'b001110);
         wire
                                                                                     if (!clrn) begin
         wire
                 i lw
                          = (op == 6'b100011);
                                                                                         for (i = 1; i < 32; i = i + 1) begin
                                                                                            regfile[i] <= 0;
        wire
                          = (op == 6'b101011);
                 i sw
         wire
                          = (op == 6'b000100);
                 i beq
                                                                                     end else if (wreg && (dest rn != 0)) begin
49
         wire
                 i bne
                          = (op == 6'b000101);
                                                                                         regfile dest rn <= data to regfile;
50
         wire
                 i lui
                          = (op == 6'b001111);
                                                                                     end
                                                                                  end
        // J-format
         wire
                 i j
                          = (op == 6'b000010);
                 i jal = (op == 6'b000011);
         wire
                                                                                  assign data = b;
```

# Single-cycle CPU Design in Verilog HDL


Behavioral style

```
always @(*) begin
                                                  i srl: begin
    alu
           = 0;
                                                      alu
                                                              = b >> sa;
    dest rn = rd;
                                                             = 1;
                                                      wreg
    wreg
           = 0;
    wmem
           = 0;
   next_pc = pc4;
                                                  i sra: begin
                                                      alu
                                                              = $signed(b) >>> sa;
    case (1'b1)
                                                      wreg
                                                              = 1;
       i add: begin
           alu
                   = a + b;
                   = 1;
           wreg
                                                  i_jr: begin
       end
                                                      next pc = a;
       i sub: begin
           alu
                   = a - b;
                                                  i addi: begin
                                                           = a + {{16{sign}},imm}
           wreg
       end
                                                      dest_rn = rt;
                                                      wreg = 1;
       i and: begin
                                                  end
           alu
                   = a & b;
                   = 1;
                                                  i_andi: begin
           wreg
                                                      alu = a & \{16'h0,imm\};
                                                      dest rn = rt;
       i or: begin
                                                      wreg = 1;
           alu
                   = a | b;
                                                  end
                   = 1;
       end
                                                  i ori: begin
                                                      alu = a | \{16'h0,imm\};
       i xor: begin
                                                      dest rn = rt;
                   = a ^ b;
                                                           = 1;
           wreg
                  = 1:
       end
                                                  i_xori: begin
       i sll: begin
                                                             = a ^ {16'h0,imm};
                                                      dest rn = rt;
                   = b << sa:
                   = 1;
                                                      wreg = 1;
           wreg
       end
                                                  end
```

```
i lw: begin
          = a + {{16{sign}},imm}
   dest_rn = rt;
    wreg = 1;
end
i sw: begin
   alu
          = a + {{16{sign}},imm}
   dest rn = rt;
           = 1;
          = 1;
end
i beq: begin
   if (a == b) begin
       next pc = pc4 + offset;
end
i bne: begin
   if (a != b) begin
       next_pc = pc4 + offset;
   end
end
i lui: begin
          = {imm,16'h0};
   wreg = 1;
end
i_j: begin
    next pc = j addr;
i jal: begin
   alu
         = pc4;
   wreg = 1;
   dest rn = 5'd31;
   next pc = j addr;
end
```

(pc)	label	instr	ructi	.on	
(00)	main:	lui	\$1,	0	
(04)		ori	\$4,	\$1,	80
(08)		addi	\$5,	\$0,	4
(OC)	call:	jal	sum		
(10)		SW	\$2,	0(\$4	)
(14)		lw	\$9,	0 (\$4	)
(18)		sub	\$8,	\$9,	\$4
(1c)		addi	\$5,	\$0,	3
(20)	loop2:	addi	\$5,	\$5,	-1
(24)		ori	\$8,	\$5,	0xffff
(28)		xori	\$8,	\$8,	0x5555
(2c)		addi	\$9,	\$0,	-1
(30)		andi	\$10,	\$9,	0xffff
(34)		or	\$6,	\$10,	\$9
(38)		xor	\$8,	\$10,	\$9
(3c)		and	\$7,	\$10,	\$6






```
(40)
              beg $5, $0, shift
(44)
                    loop2
     shift:
              addi $5, $0, -1
(48)
(4c)
              sll
                    $8, $5, 15
(50)
              sll
                    $8, $8, 16
                    $8, $8, 16
(54)
              sra
(58)
                    $8, $8, 15
              srl
                    finish
(5c)
     finish: j
                   $8, $0, $0
(60)
     sum:
              add
              lw
                    $9, 0($4)
(64)
     loop:
(68)
              addi $4, $4,
(6c)
              add
                    $8, $8,
(70)
              addi
                    $5, $5, -1
(74)
              bne
                    $5, $0, loop
(78)
              sll
                   $2, $8, 0
(7c)
                    $31
              jr
```



```
(40)
              beg $5, $0, shift
(44)
                    loop2
     shift:
              addi $5, $0, -1
(48)
(4c)
              sll
                    $8, $5, 15
(50)
              sll
                    $8, $8, 16
(54)
                    $8, $8, 16
              sra
(58)
                    $8, $8, 15
              srl
     finish: j
                    finish
(5c)
                    $8, $0, $0
(60)
              add
     sum:
     loop:
              lw
                    $9, 0($4)
(68)
              addi
                    $4, $4,
(6c)
              add
                    $8, $8,
(70)
              addi
                    $5, $5, -1
                    $5, $0,
(74)
              bne
                            loop
                    $2, $8, 0
(78)
              sll
(7c)
                    $31
              jr
```



```
(40)
              beg $5, $0, shift
(44)
                    loop2
     shift:
              addi $5, $0, -1
(48)
(4c)
              sll
                    $8, $5, 15
(50)
              sll
                    $8, $8, 16
(54)
                    $8, $8, 16
              sra
                    $8, $8, 15
(58)
              srl
                    finish
(5c)
     finish: j
                    $8, $0, $0
(60)
     sum:
              add
     loop:
              lw
                    $9, 0($4)
(64)
(68)
              addi
                    $4, $4,
                    $8, $8, $9
(6c)
              add
(70)
              addi
                    $5, $5, -1
(74)
              bne
                    $5, $0, loop
(78)
              sll
                    $2, $8, 0
(7c)
                    $31
              jr
```




```
(40)
              beg $5, $0, shift
(44)
                    loop2
     shift:
              addi $5, $0, -1
(48)
(4c)
              sll
                    $8, $5, 15
(50)
              sll
                    $8, $8, 16
(54)
                    $8, $8, 16
              sra
(58)
                    $8, $8, 15
              srl
     finish: j
                    finish
(5c)
                    $8, $0, $0
(60)
              add
     sum:
     loop:
              lw
                    $9, 0($4)
(68)
              addi
                    $4, $4,
(6c)
              add
                    $8, $8,
(70)
              addi
                    $5, $5, -1
                    $5, $0,
(74)
              bne
                            loop
                    $2, $8, 0
(78)
              sll
(7c)
                    $31
              jr
```



```
(40)
              beg $5, $0, shift
(44)
                    loop2
     shift:
              addi $5, $0, -1
(48)
(4c)
              sll
                    $8, $5, 15
(50)
              sll
                    $8, $8, 16
(54)
                    $8, $8, 16
              sra
                    $8, $8, 15
(58)
              srl
     finish: j
                    finish
(5c)
(60)
     sum:
              add
                    $8, $0, $0
     loop:
              lw
                    $9, 0($4)
(64)
(68)
              addi
                    $4, $4,
                    $8, $8,
(6c)
              add
(70)
              addi
                    $5, $5, -1
                    $5, $0, loop
(74)
              bne
                    $2, $8, 0
(78)
              sll
                    $31
(7c)
```



```
instruction
(pc) label
(00) main:
             lui $1, 0
(04)
             ori $4, $1, 80
(08)
             addi $5, $0,
(0c) call:
             jal
                   sum
(10)
                   $2, 0($4)
                   $9, 0($4)
(14)
             lw
(18)
                  $8, $9, $4
             sub
             addi $5, $0,
(1c)
    loop2: addi $5, $5, -1
(20)
(24)
                  $8, $5, 0xffff
             ori
             xori $8, $8, 0x5555
(28)
(2c)
             addi $9, $0, -1
(30)
             andi $10,$9, 0xffff
                  $6, $10, $9
(34)
             or
(38)
                   $8, $10, $9
             xor
(3c)
                   $7, $10, $6
             and
```



```
instruction
(pc) label
                                                       $5, $0, shift
                                   (40)
    main:
             lui $1, 0
(00)
                                    (44)
                                                       loop2
(04)
                   $4, $1, 80
                                        shift:
                                                  addi $5, $0, -1
                                    (48)
(80)
             addi $5, $0, 4
                                    (4c)
                                                       $8, $5, 15
(0c) call:
              jal
                   sum
                                    (50)
                                                       $8, $8, 16
(10)
                   $2, 0($4)
                                                       $8, $8, 16
                                    (54)
(14)
                   $9, 0($4)
                                    (58)
                                                       $8, $8, 15
                   $8, $9, $4
(18)
                                    (5c) finish: j
                                                       finish
(1c)
             addi $5, $0,
                                                       $8, $0, $0
                                    (60)
                                                  add
                                        sum:
    loop2:
             addi $5, $5, -1
                                    (64) loop:
                                                       $9, 0($4)
                   $8, $5, 0xffff
(24)
                                                  addi $4, $4,
             xori $8, $8, 0x5555
(28)
                                    (6c)
                                                  add
                                                       $8, $8, $9
(2c)
             addi $9, $0, -1
                                                  addi $5, $5, -1
                                    (70)
             andi $10,$9, 0xfffff
(30)
                                   (74)
                                                       $5, $0, loop
                   $6, $10, $9
(34)
                                                       $2, $8, 0
                                   (78)
(38)
                   $8, $10, $9
             xor
                   $7, $10, $6
                                    (7c)
                                                       $31
(3c)
```



```
instruction
(pc) label
                                   (40)
                                                      $5, $0, shift
    main:
             lui $1, 0
(00)
                                   (44)
                                                       loop2
(04)
                  $4, $1, 80
                                   (48)
                                        shift:
                                                 addi $5, $0, -1
(80)
             addi $5, $0, 4
                                   (4c)
                                                       $8, $5, 15
(0c) call:
             jal
                   sum
                                   (50)
                                                       $8, $8, 16
(10)
                   $2, 0($4)
                                                      $8, $8, 16
                                   (54)
                                                 sra
(14)
             lw
                   $9, 0($4)
                                   (58)
                                                 srl
                                                      $8, $8, 15
(18)
                   $8, $9, $4
                                   (5c) finish: j
                                                      finish
(1c)
             addi $5, $0,
                                   (60)
                                                      $8, $0, $0
                                                 add
                                        sum:
(20) loop2:
             addi $5, $5, -1
                                   (64) loop:
                                                      $9, 0($4)
(24)
                                                 addi $4, $4, 4
             xori $8, $8, 0x5555
(28)
                                   (6c)
                                                 add
                                                      $8, $8, $9
(2c)
             addi $9, $0, -1
                                                 addi $5, $5, -1
                                   (70)
             andi $10,$9, 0xffff
(30)
                                   (74)
                                                      $5, $0, loop
                   $6, $10, $9
(34)
                                                      $2, $8, 0
(38)
                   $8, $10, $9
                                   (78)
             xor
(3c)
                   $7, $10, $6
                                   (7c)
                                                       $31
```



```
(pc) label
             instruction
                                                     $5, $0, shift
                                  (40)
                                                beq
(00) main:
             lui $1, 0
                                  (44)
                                                     loop2
             ori $4, $1, 80
(04)
                                  (48)
                                       shift:
                                                addi $5, $0, -1
(80)
             addi $5, $0, 4
                                  (4c)
                                                     $8, $5, 15
(0c) call:
             jal
                  sum
                                  (50)
                                                sll
                                                     $8, $8, 16
(10)
                  $2, 0($4)
                                  (54)
                                                     $8, $8, 16
                                                sra
(14)
             lw
                  $9, 0($4)
                                                     $8, $8, 15
                                  (58)
                                                srl
(18)
             sub $8, $9, $4
                                  (5c) finish: j
                                                     finish
(1c)
             addi $5, $0, 3
                                  (60) sum:
                                                add
                                                     $8, $0, $0
             addi $5, $5, -1
(20) loop2:
                                                     $9, 0($4)
                                  (64) loop:
                                               lw
(24)
             ori $8, $5, 0xffff
                                                addi $4, $4, 4
                                  (68)
             xori $8, $8, 0x5555
(28)
                                                    $8, $8, $9
                                  (6c)
                                                add
             addi $9, $0, -1
(2c)
                                               addi $5, $5, -1
                                  (70)
(30)
             andi $10,$9, 0xfffff
                                  (74)
                                               bne $5, $0, loop
                  $6, $10, $9
(34)
             or
                                  (78)
                                                     $2, $8, 0
(38)
                  $8, $10, $9
             xor
                  $7, $10, $6
                                  (7c)
                                                     $31
(3c)
                                                jr
             and
```

🔷 clk							
<b>—</b> ф рс	00000014	00000018	0000001c	00000020	000000024	00000028	0000002c
<b>⊕</b> -♦ inst	8c890000	01244022	20050003	20a5ffff	34a8ffff	39085555	2009ffff
🔃 🧇 aluou	t 00000060	000001f8	00000003	000000002	(0000ffff	0000aaaa	)ffffffff
<b>⊞</b> ⊸ memo	out <u>(00000258</u>	00000000		00000000			00000000
△ 🗷 💿 No	IIAI	1 1 1 1	1 1 1	1 1 1		1 1 1	1 1 1 1
		600	) ns		650 ns		700
🔷 clk							
<b>—</b> ф рс	(00000030	00000034	00000038	0000003с	00000040	00000044	00000020
<b>⊞</b> -∳ inst	312affff	01493025	01494026	01463824	[10a00001	20000080	20a5ffff
🕳 🧇 aluou	t (0000ffff	FFFFFFFF	ffff0000	0000ffff	000000002	00000000	00000001
<b>∓</b> -♦ mem	out 00000000						00000000
△ 🖾 💿 🕟 No	1 1 1	1 1 1 1	1 1 1 1	1 1 1	1 1 1 1	1 1 1	i
	,,,,		750 ns		801	0 ns	
🔷 clk							
<b></b>	00000024	(000000028	100000002c	100000030	[00000034	[00000038	(0000003c
<b>⊕</b> -♦ inst	34a8ffff	39085555	2009ffff	312affff	01493025	01494026	01463824
🕳 🧇 aluou	t 0000ffff	0000aaaa	ffffffff	0000ffff	FFFFFFFF	ffff0000	0000ffff
+> mem	out <u>00000000</u>		00000000				
△■● No	usi Late	1 1 1					
	850 ns		900	) ns		950 ns	
🔷 clk							
<b>∓</b>	00000040	(00000044	00000020	00000024	00000028	0000002c	00000030
+	10a00001	8000008	20a5ffff	34a8ffff	39085555	2009ffff	312affff
🛨 🧇 aluou	t 00000001	00000000	00000000	0000ffff	0000aaaa	FFFFFFF	0000ffff
+	out 00000000		00000000			200000000	
△BO No		1 1 1		1 1 1	1 1 1	1 1 1	1 1 1
INC	1,0	00 ns		1,050 ns		1,10	00 ns
🔷 clk							
<b>∓</b>	00000034	00000038	0000003с	00000040	00000048	0000004c	00000050
<b>∓</b> -∜ inst	01493025	01494026	01463824	10a00001	2005ffff	000543c0	00084400
💶 🧇 aluou	t )ffffffff	ffffoooo	0000ffff	00000000	FFFFFFF	ffff8000	80000000
+	out 00000000						
△■● No	NA I	1 1 1 1	1 T T	1 1 1 1	1 1 1	<u>i                                    </u>	i
- P	777	1,150 ns		1,20	00 ns		1,250 ns
🔷 clk							
<b>∓</b>	00000054	00000058	0000005c				
<b>∓</b> -♦ inst		000843c2					
+-> aluou	t (ffff8000	0001ffff	200000000				
	it <u>  ffff8000</u> out 00000000	0001ffff	1000000000 1000000000				
	out 00000000	1 1 1 1			1 350 ns		

(pc)	label	l instruction				(40)		beq	\$5,	\$0,	shift
(00)	main:	lui	\$1,	0		(44)		j	loop	2	
(04)		ori	\$4,	\$1,	80	(48)	shift:	addi	\$5,	\$0,	-1
(80)		addi	\$5,	\$0,	4	(4c)		sll	\$8,	\$5,	15
(OC)	call:	jal	sum			(50)		sll	\$8,	\$8,	16
(10)		SW	\$2,	0 (\$4	Į)	(54)		sra	\$8,	\$8,	16
(14)		lw	\$9,	0 (\$4	<u> </u>	(58)		srl		\$8,	
(18)		sub		\$9,	\$4		finish:	j	fini		
(1c)		addi	\$5,	\$O,	3			add			¢ O
(20)	loop2:	addi	\$5,	\$5,	-1		sum:			\$0,	
(24)		ori	\$8,	\$5,	0xffff	(64)	loop:	lw	\$9,	0 (\$4	1)
(28)		xori	\$8,	\$8,	0x5555	(68)		addi	\$4,	\$4,	4
(2c)		addi	\$9,	\$0,	-1	(6c)		add	\$8,	\$8,	\$9
(30)		andi	\$10	,\$9,	0xffff	(70)		addi	\$5,	\$5,	-1
(34)		or	\$6,	\$10,	\$9	(74)		bne	\$5,	\$0,	loop
(38)		xor	\$8,	\$10,	\$9	(78)		sll	\$2,	\$8,	0
(3c)		and	\$7,	\$10,	\$6	(7c)		jr	\$31		



(pc)	label	instruction			(40)		beq	\$5,	\$0,	shift	
(00)	main:	lui	\$1,	0	•	(44)		j	loop	2	
(04)		ori	\$4,	\$1,	80	(48)	shift:	addi	\$5,	\$0,	-1
(80)		addi	\$5,	\$0,	4	(4c)		sll	\$8,	\$5,	15
(OC)	call:	jal	sum			(50)		sll	\$8,	\$8,	16
(10)		SW	\$2,	0 (\$4	1)	(54)		sra	,	\$8,	
(14)		lw	\$9,	0 (\$4	1)	(58)		srl		\$8,	
(18)		sub	\$8,	\$9,	\$4		finish:	j	fini		13
(1c)		addi	\$5,	\$0,	3			-			
(20)	loop2:	addi	\$5,	\$5,	-1	(60)	sum:	add	\$8,	\$0,	\$0
(24)		ori	\$8,	\$5,	0xffff	(64)	loop:	lw	\$9,	0 (\$4	1)
(28)		xori	\$8,	\$8,	0x5555	(68)		addi	\$4,	\$4,	4
(2c)		addi				(6c)		add	\$8,	\$8,	\$9
(30)		andi	\$10,	\$9,	0xffff	(70)		addi	\$5,	\$5,	-1
(34)		or	\$6,	\$10,	, \$9	(74)		bne	\$5,	\$0,	loop
(38)		xor	\$8,	\$10,	, \$9	(78)		sll	\$2,	\$8,	0
(3c)		and	\$7 <b>,</b>	\$10,	, \$6	(7c)		jr	\$31		




(pc)	label	inst	ruct	ion		(40)		beq	\$5,	\$0,	shift
(00)	main:	lui	\$1,	0		(44)		j	1001	02	
(04)		ori	\$4,	\$1,	80	(48)	shift:	addi	\$5,	\$O,	-1
(80)		addi	\$5,	\$0,	4	(4c)		sll	\$8,	\$5,	15
(OC)	call:	jal	sum			(50)		sll	\$8,	\$8,	16
(10)		SW	\$2,	0 (\$4	1)	(54)		sra		\$8,	
(14)		lw	\$9,	0 (\$4	4)	(58)		srl		\$8,	
(18)		sub	\$8,	\$9,	\$4		finish:	j	fin		
(1c)		addi	\$5,	\$0,	3						4.0
(20)	loop2:	addi	\$5,	\$5,	-1	(60)	sum:	add	\$8,	\$0,	\$0
(24)		ori	\$8,	\$5,	0xffff	(64)	loop:	lw	\$9,	0 (\$4	1)
(28)		xori	\$8,	\$8,	0x5555	(68)		addi	\$4,	\$4,	4
(2c)					-1	(6c)		add	\$8,	\$8,	\$9
(30)		andi	\$10	,\$9,	0xffff	(70)		addi	\$5,	\$5,	-1
(34)		or	\$6,	\$10	, \$9	(74)		bne	\$5,	\$0,	loop
(38)		xor	\$8,	\$10	, \$9	(78)		sll	\$2,	\$8,	0
(3c)		and	\$7,	\$10	, \$6	(7c)		jr	\$31		



```
instruction
(pc) label
                                   (40)
                                                      $5, $0, shift
    main:
             lui $1, 0
(00)
                                   (44)
                                                      loop2
(04)
                  $4, $1, 80
                                   (48) shift:
                                                 addi $5, $0, -1
(80)
             addi $5, $0, 4
                                   (4c)
                                                      $8, $5, 15
(0c) call:
             jal
                   sum
                                   (50)
                                                      $8, $8, 16
(10)
                  $2, 0($4)
                                   (54)
                                                      $8, $8, 16
                                                 sra
(14)
             lw
                  $9, 0($4)
                                   (58)
                                                      $8, $8, 15
(18)
                  $8, $9, $4
                                   (5c) finish: j
                                                      finish
(1c)
             addi $5, $0, 3
                                   (60) sum:
                                                      $8, $0, $0
                                                 add
(20) loop2:
             addi $5, $5, -1
                                   (64) loop:
                                                      $9, 0($4)
                  $8, $5, 0xffff
(24)
                                                 addi $4, $4, 4
             xori $8, $8, 0x5555
(28)
                                   (6c)
                                                 add
                                                      $8, $8, $9
(2c)
             addi $9, $0, -1
             andi $10,$9, 0xffff (70)
                                                 addi $5, $5, -1
(30)
                                   (74)
                                                      $5, $0, loop
                  $6, $10, $9
                                                 bne
(34)
                                                      $2, $8, 0
(38)
                  $8, $10, $9
                                   (78)
             xor
(3c)
                  $7, $10, $6
                                   (7c)
                                                      $31
```



Simulation results of the behavioral design.



# References

[1] Yamin Li, Computer Principles and Design in Verilog HDL, Wiley, 2016.