# MIPS32: Pipelined CPU

Seungwan Noh

Pusan National University
Department of Electronics Engineering


#### **Contents**

- Circuits for each Pipeline Stages
- Pipeline Hazards and Solutions
- Verilog HDL Implementation
- Simulation
- References


- The single-cycle CPU can execute another instruction only after the execution of its prior instruction is completed.
- The pipelined CPU can overlap multiple instructions.
- Ideally the pipelined CPU can produce a result in every clock.
- Because of the overlapping multiple instructions, the pipelined CPU may encounter three types of hazards.
  - √ Structural hazards
  - √ Control hazards
  - ✓ Data hazards

- Divide the execution of an instruction into five stages.
  - ✓Instruction Fetch (IF)
  - ✓Instruction Decode (ID)
  - ✓ Execution (EXE)
  - ✓ Memory Access (MEM)
  - √Write Back (WB)
- SCCPU: n x m cycles
- PLCPU: *n* + *m* 1 cycles


- Multiple operations in each clock cycle in PLCPU.
- Must save the temporary results in each pipeline stage.




Circuits of the IF stage




Circuits of the ID stage




Circuits of the EXE stage



Circuits of the MEM stage




Circuits of the WB stage



#### **Pipeline Hazards and Solutions**


- Structural Hazards and Solutions
- Two or more instructions attempt to use a HW at the same time.




#### **Pipeline Hazards and Solutions**

- Data Hazards and Internal Forwarding
- Data dependency
- The instruction *i* uses the execution result of the instruction *i-1*.
- Stall
- Forwarding (bypass)


#### **Data Hazards and Forwarding**



#### **Data Hazards and Forwarding**




#### **Data Hazards and Forwarding**




#### **Data Hazards and Stall**

- For the *lw* instruction, the pipeline must be **stalled** for one clock cycle for waiting for the memory data.
- The pipeline stall prohibits the updates of the PC and the IF/ID pipeline register.
- The instruction is already in IF/ID register and it will be executed twice.




#### **Data Hazards and Stall**

- To prevent an instruction from being executed twice, we must cancel the first instruction.
- Prevent it from updating the states of the CPU and memory.
  - ✓ Disable the wreg and wmem




#### **Control Hazards and Delayed Branch**

- The control hazards occurs when a pipeline CPU executes a branch or jump instruction.
- Delayed branch is one method to deal with the control hazards.
- MIPS ISA adopts a <u>one-delay-slot</u> mechanism.
  - √The instruction located in delay slot is always executed no matter what.
- The return address of *jal* is PC+8 (delayed branch).




#### **Control Hazards and Delayed Branch**




- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v


- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
  ✓ pipeidcu.v
  ✓ regfile.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
  ✓ pipeidcu.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
  ✓ pipeidcu.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v

```
mm2reg
mwreg
em2rea
                                     ewreg
m2reg
                                     em2reg
                                     ewmem
                                     ejal
aluc
                                     ealuc
                                     ealuimn
aluimm
                                     eshift
rsrtequ
fwdb
fwda
dpc4
                            dimm
                                    eimm
                                    ern0
```


```
// Instruction Decode
// R-format
                = (op == 6'b000000) & (func == 6'b100000):
wire
        i add
                = (op == 6'b000000) & (func == 6'b100010):
wire
        i sub
                = (op == 6'b000000) & (func == 6'b100100);
wire
        i and
        i or
                = (op == 6'b000000) & (func == 6'b100101);
wire
        i xor
                = (op == 6'b000000) & (func == 6'b100110);
wire
        i sll
                = (op == 6'b000000) & (func == 6'b000000);
wire
        i srl
                = (op == 6'b000000) & (func == 6'b000010);
wire
                = (op == 6'b000000) & (func == 6'b000011);
wire
        i sra
                = (op == 6'b000000) & (func == 6'b001000);
wire
// I-format
wire
        i \text{ add} i = (op == 6'b001000);
        i andi = (op == 6'b001100);
wire
                = (op == 6'b001101);
wire
        i ori
wire
        i xori
                = (op == 6'b001110);
        i lw
                = (op == 6'b100011);
wire
        i sw
                = (op == 6'b101011);
wire
wire
        i beq
                = (op == 6'b000100);
        i bne
                = (op == 6'b000101);
wire
        i lui
                = (op == 6'b001111);
wire
// J-format
                = (op == 6'b000010);
wire
        i jal
                = (op == 6'b000011);
```

#### Instruction decode

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
  ✓ pipeidcu.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
  ✓ pipeidcu.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



```
reg [1:0] fwda, fwdb;
always @(ewreg, mwreg, ern, mrn, em2reg, mm2reg, rs, rt) begin
    fwda = 2'b00;
   if ( ewreg & (ern != 0) & (ern == rs) & ~em2reg ) begin
        fwda = 2'b01; // exe alu
   end else if ( mwreg & (mrn != 0) & (mrn == rs) & ~mm2reg ) begin
        fwda = 2'b10; // mem alu
   end else if ( mwreg & (mrn != 0) & (mrn == rs) & mm2reg ) begin
        fwda = 2'b11; // mem lw
   fwdb = 2'b00;
   if ( ewreg & (ern != 0) & (ern == rt) & ~em2reg ) begin
        fwdb = 2'b01; // exe alu
   end else if ( mwreg & (mrn != 0) & (mrn == rt) & ~mm2reg ) begin
        fwdb = 2'b10; // mem alu
   end else if ( mwreg & (mrn != 0) & (mrn == rt) & mm2reg ) begin
        fwdb = 2'b11; // mem lw
    end
```

Internal forwarding control signal is based on register number and write signals in EXE and MEM stage.

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v √ regfile.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




```
module regfile (rna,rnb,d,wn,we,clk,clrn,qa,qb);
    input [31:0] d;
                                                     // data of write port
           [4:0] rna;
                                                     // reg # of read port A
            [4:0] rnb;
                                                     // reg # of read port |
            [4:0] wn;
                                                     // reg # of write port
                                                     // write enable
                  we;
                  clk, clrn;
                                                     // clock and reset
    input
    output [31:0] qa, qb;
                                                     // read ports A and B
           [31:0] register [1:31];
                                                     // 31 32-bit registers
    assign qa = (rna == 0)? 0 : register[rna];
                                                     // read port A
    assign qb = (rnb == 0)? 0 : register[rnb];
                                                     // read port B
    integer i;
    always @(posedge clk or negedge clrn)
                                                     // write port
        if (!clrn)
            for (i = 1; i < 32; i = i + 1)
                register[i] <= 0;
            if ((wn != 0) && we)
                                                     // not reg[0] & enabled
                register[wn] <= d;
                                                     // write d to reg[wn]
```

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v

```
mm2reg
mwreg
 m2reg
                                           em2reg
                                            ewmem
                                           ealuc
ealuimn
eshift
aluc
aluimm
rsrtequ
fwdb
fwda
dpc4
```

```
reg [31:0] a, b;
         always @(*) begin
             case (fwda)
                 2'b00: a = qa;
                 2'b01: a = ealu;
                 2'b10: a = malu;
                 2'b11: a = mmo;
             endcase
             case (fwdb)
                 2'b00: b = qb;
                 2'b01: b = ealu;
100
                 2'b10: b = malu;
                 2'b11: b = mmo;
101
102
             endcase
105
         assign rn = regrt ? rt : rd;
         assign bpc = dpc4 + offset;
107
         assign dimm = {s16,imm};
         assign jpc = {dpc4[31:28],addr,2'b00};
```

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



```
reg [31:0] a, b;
         always @(*) begin
             case (fwda)
91
                 2'b00: a = qa;
                 2'b01: a = ealu;
                 2'b10: a = malu;
                 2'b11: a = mmo;
             endcase
             case (fwdb)
                 2'b00: b = qb;
                 2'b01: b = ealu;
                 2'b10: b = malu;
101
                 2'b11: b = mmo;
102
             endcase
103
         end
104
105
         assign rn = regrt ? rt : rd;
106
         assign bpc = dpc4 + offset;
107
         assign dimm = {s16,imm};
         assign jpc = {dpc4[31:28],addr,2'b00};
```

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v

```
mm2reg
mwreg
 m2reg
                                            em2reg
                                            ewmem
                                           ealuc
ealuimn
eshift
aluc
aluimm
rsrtequ
fwda
```


```
reg [31:0] a, b;
         always @(*) begin
             case (fwda)
91
                 2'b00: a = qa;
                 2'b01: a = ealu;
                 2'b10: a = malu;
                 2'b11: a = mmo;
             endcase
             case (fwdb)
                 2'b00: b = qb;
                 2'b01: b = ealu;
                 2'b10: b = malu;
101
                 2'b11: b = mmo;
102
             endcase
103
         end
105
         assign rn = regrt ? rt : rd;
106
         assign bpc = dpc4 + offset;
107
         assign dimm = {s16,imm};
         assign jpc = \{dpc4[31:28], addr, 2'b00\}
```

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v

```
mm2reg
mwreg
 m2reg
                                            em2reg
                                            ewmem
                                           ealuc
ealuimn
eshift
aluc
aluimm
rsrtequ
fwdb
fwda
```

```
reg [31:0] a, b;
         always @(*) begin
             case (fwda)
91
                 2'b00: a = qa;
                 2'b01: a = ealu;
                 2'b10: a = malu;
                 2'b11: a = mmo;
             endcase
             case (fwdb)
                 2'b00: b = qb;
                 2'b01: b = ealu;
                 2'b10: b = malu;
                 2'b11: b = mmo;
101
102
             endcase
103
         end
105
         assign rn = regrt ? rt : rd;
         assign bpc = dpc4 + offset;
         assign dimm = {s16,imm};
107
         assign jpc = \{dpc4[31:28], addr, 2'b00\}
```


- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




```
ea, eb, eimm, epc4;
reg
       [04:0]
       [03:0] ealuc;
               ewreg, em2reg, ewmem, ealuimm, eshift, ejal;
always @(posedge clk or negedge clrn) begin
   if (!clrn) begin
                              em2reg <= 0;
              <= 0;
                              ealuc
       ealuimm <= 0;
                                      <= 0;
                              eimm
                                      <= 0;
               <= 0;
                              eshift <= 0;
       ejal
              <= 0;
                              epc4
                                      <= 0;
   end else begin
                              em2reg <= dm2reg;</pre>
                                      <= daluc;
       ealuimm <= daluimm;
                                      <= da;
               <= db;
                                      <= dimm;
               <= drn;
                                     <= dshift;
               <= djal;
                                      <= dpc4;
```

pipeline register for ID/EXE stage

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



EXE

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




MEM

ALU input b is a immediate value if imm

instruction is fetched.


EXE

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




MEM

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v ✓ alu.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v ✓ alu.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



// sl]

// sr]


- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



```
malu, mb;
        [31:0]
        [04:0]
                mrn;
                mwreg, mm2reg, mwmem;
reg
always @(posedge clk or negedge clrn) begin
    if (!clrn) begin
                                             0;
                                         <= 0;
   end else begin
                                            em2reg
                                            ealu;
                <= eb;
                                 mrn
                                         <= ern;</pre>
```


pipeline register for EXE/MEM stage.

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



```
The circuit for MEM stage
    module pipemem (
        input
                         clk,
        input [31:0]
                         addr,
        input [31:0]
                         datain,
        input
                         we,
                 [31:0]
        output
                         dataout
         pl_data_mem dmem(
             .clk(clk),
10
             .addr(addr),
11
12
             .datain(datain),
13
             .we(we),
14
             .dataout(dataout)
15
    endmodule
```


- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



```
[31:0]
                         wmo, walu;
                [04:0]
        reg
                         wrn;
15
                        wwreg, wm2reg;
        reg
17
        always @(posedge clk or negedge clrn) begin
            if (!clrn) begin
19
                         <= 0;
                                         wm2reg <= 0;
                wwreg
                                         walu
                         <= 0;
                                                 <= 0;
                wmo
21
                         <= 0:
                wrn
            end else begin
23
                        <= mwreg;
                                         wm2reg
                                                 <= mm2reg;
                wwreg
                                         walu
                                                 <= malu;
                wmo
                         <= mmo;
25
                         <= mrn;
                wrn
            end
        end
```

pipeline register for MEM/WB stage.


- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



MUX for wdi (Data memory read or ALU result).


#### **Simulation**

#### Call subroutine




#### **Simulation**

#### Pipeline stall



#### **Simulation**

#### Return from subroutine



#### References

• [1] Yamin Li, Computer Principles and Design in Verilog HDL, Wiley, 2016.