# Pipelined CPU with Caches and TLBs

Seungwan Noh

Pusan National University
Department of Electronics Engineering

#### **Contents**


- Memory Hierarchy
- Virtual Memory and TLB
- TLB-Based MIPS Memory Management
- Design of Pipelined CPU with Caches and TLB in Verilog HDL
- Simulation
- References


#### **Memory**

- Memory is a temporary place for storing programs.
- SRAM
  - √ Fast and expensive (caches and TLBs).
- DRAM
  - ✓ Large and inexpensive (main memory).
- ROM
  - ✓ Read only memory (initial program or firmware).
- CAM
  - ✓ Content addressable memory.
  - ✓ Mainly used to design fully associative cache or TLB.

#### **Content Addressable Memory**


- CAM is a very special memory.
- CAM searches the entire memory to see given data word is stored anywhere in it.
- If the data word is found, CAM returns the address.






#### **Memory Hierarchy**

- The register file can be considered as the fastest memory.
- Caches store partial data of memory.
- L1 and L2 caches are on-chip, L3 is an off-chip.
- Main memory stores programs that are being executed.
- Hard disk or SSD has the largest capacity but is lowest speed.
- It store files with main memory or provide users virtual memory.




- Caches in the computer field is a fast storage for storing data that are likely to be used again.
- The benefit of using a cache comes from the program's temporal locality and spatial locality.


Direct mapping cache



Fully associative mapping



Set associative mapping




- Cache block replacement algorithms
- LRU replacement algorithm
- Random replacement algorithm
- FIFO replacement algorithm

- Cache write policies
- Cache hit
  - ✓ write through; update both the cache and the memory
  - ✓ write back; update the cache only, when it relaced update the memory
- Cache miss
  - ✓ write allocate
  - ✓ no write allocate

#### Data Cache Design in Verilog HDL

Direct mapping, write through, and write allocate




#### Data Cache Design in Verilog HDL

- Virtual memory is not a real memory.
- It allows processes to use more memory than the real memory.
- When process access a virtual memory, MMU translates the virtual address into a physical address.
  - √To speed up this translation, TLB is fabricated in CPU.


- The main memory is a real storage in which programs stored.
- Main memory is also called physical memory or real memory.
- Multiple processes can be resided in the main memory simultaneously.
- The process use a virtual address to access its virtual memory.

	Process A	Process B			
Virtual address	Instruction or data	Virtual address	Instruction or data		
0x0000:		0x0000:			
	• • •		• • •		
0x0104:	lw \$1, 0x0a00(\$0)	0x0104:	lw \$1, 0x0a00(\$0)		
	• • •		• • •		
0x0a00: 0x0a04:	0xccccccc	0x0a00: 0x0a04:	0x5555555 0x0000000		


Two processes reside in main memory



Concept of virtual memory management




- Segmentation management
- With segmentation management, the main memory is divided into segments based on the natural divisions of a program.
- The size of a memory segment is generally <u>not fixed</u>.




#### Paging management


- With paging management, both the virtual memory and real memory are divided into pages of <u>fixed size</u>.
- Page is the smallest unit with which the MMU maps a virtual page to a physical page.
  - √Translate VPN to RPN
- Translation is done with a page table.
- To prevent page table takes a large memory, we use two-level page tables.
- The first-level page table is called page directory; it stores the physical base address of the (second-level) page table.


Two-level paging management





- To speed up the translation, CPUs fabricate TLBs.
- The data cache stores data blocks in cache RAM, while the TLB stores RPNs.
- CAM is used to search for the VPN of the virtual address.

















- The MIPS CPU uses a TLB-based address translation.
- MIPS CPU runs at one of two privilege modes
- User mode
  - √The program has access only to the general-purpose register file, floating-point register file, and up to 2GB virtual memory
- Kernal mode
  - √The program has access to 4GB virtual memory, and all register files include CP0 registers.
  - ✓ Privileged instructions can be executed.


- Organization of MIPS TLB
- In MIPS architecture, virtual addresses are extended with an 8bit address space identifier (ASID) to distinguish between processes.
- The ASID is stored in every TLB entry.
- Each entry contains a virtual part and a real part.
  - ✓ Virtual part (ASID, VPN2, G, and Mask)
  - ✓ Real part (entry 0, entry 1, PFN, C, D, and V)


	Virtual part			Real part			
				<u></u>			_
ASID	VPN2	G	Mask	PFN0	C0	D0	V0
				PFN1	C1	D1	V1














The MIPS TLB is software-managed; there are instructions to manage the TLB's contents.

#### √ tlbp

 probes the TLB to see if a particular translation is in there and puts the search result on a CP0 register.

#### √ tlbr

reads the contents of a TLB entry into CP0 registers.

#### √tlbwi

writes a specific TLB entry with the contents of CP0 registers.


#### √tlbwr

writes a random TLB entry with the contents of CP0 registers.


#### √mfc0, mtc0

 transfer data between a CP0 register and an IU register in the general-purpose register file.


CPU manipulating TLB through CP0 registers



#### MIPS TLB manipulation CP0 registers




### MIPS TLB manipulation CP0 registers




Correspond exactly to the fields of the TLB entry

### MIPS TLB manipulation CP0 registers




Two G bits (G0 and G1)
TLB write G = G0&G1, TLB read G0=G1=G

### MIPS TLB manipulation CP0 registers




PageMask register holds a mask pattern that defines the page size for each TLB entry

### MIPS TLB manipulation CP0 registers




Random register holds a random number generated by HW that is used to index the TLB for the *tlbwr* instruction

### MIPS TLB manipulation CP0 registers




Wired register is used to specify the boundary between the wired (reserved) and random entries in the TLB


Overall structure of caches and TLBs



#### Instruction cache



Memory interface to instruction and data caches



#### Instruction cache

Processor interface

```
✓ p_a (address), p_din, p_strobe (request), and p_ready.✓ cache_miss
```

Memory interface

√m\_a (address), m\_dout, m\_strobe (request), and m\_ready.

```
module i cache (
        input
                    [31:0]
                            p_a,
        output
                            p din,
                    [31:0]
        input
                            p_strobe,
        input
                            uncached.
        output
                            p ready,
        output
                            cache miss,
                            clk, clrn,
        input
        output
                    [31:0]
                            m_a,
        input
                    [31:0]
                            m dout,
11
        output
                            m strobe,
12
        input
                            m ready
```

#### Instruction cache

- d\_valid, d\_tags, d\_data are indexed from 0 to 63.
   ✓ 64 cache lines.
- d\_data stores 32-bit instruction.
   ✓ cache line size is 1 word (32 bits).
- p\_a (processor address) is dived into 3 parts.
  ✓index (p\_a[7:2]), tag (p\_a[31:8]), and byte offset (p\_a[1:0]).

```
d_valid [0:63];
        reg
                          d_tags [0:63];
                   [23:0]
        reg
                   [31:0] d_data [0:63];
16
       reg
                          index = p_a[7:2];
       wire
                   [5:0]
                   [23:0] tag = p_a[31:8];
18
       wire
                           c_write;
       wire
                           c din;
        wire
                    [31:0]
```

#### Instruction cache

- d valid is cleared when clrn is asserted.
- c\_write is set, d\_valid bit for index is set, indicating the valid line.

```
22
         integer i;
         always @(posedge clk or negedge clrn) begin
23
             if (!clrn) begin
24
25
                  for (i=0; i<64; i=i+1) begin
                      d_valid[i] <= 0;</pre>
26
27
                  end
28
             end else if (c write) begin
                  d_valid[index] <= 1;</pre>
29
30
             end
         end
```

- Instruction cache
- c\_write is set, tag and data are written specified by index.

```
always @(posedge clk) begin
if (c_write) begin
d_tags[index] <= tag;
d_data[index] <= c_din;
end
end</pre>
```

#### Instruction cache

- cache\_hit: p\_strobe is set, valid index, and tag match.
- cache\_miss: p\_strobe is set but invalid index or tag not match.
- m\_strobe: when cache\_miss, cache asserts request to main memory at the m\_a (= p\_a).
- p\_ready: cache\_hit or cache\_miss and m\_ready (main memory).
- c\_write: cache\_miss, not uncached, and m\_ready.
- p\_din: c\_dout if cahche\_hit or m\_dout if cache\_miss.

```
valid
                         = d valid[index];
           [23:0] tagout = d_tags[index];
wire
           [31:0] c_dout = d_data[index];
wire
                   cache_hit = p_strobe & valid & (tagout == tag);
wire
                   cache miss = p strobe & (!valid | (tagout != tag));
assign
assign
                               = p a;
                              = cache_miss;
assign
                   m_strobe
assign
                   p ready
                              = cache hit | cache miss & m ready;
                   c write
                              = cache miss & ~uncahced & m ready;
assign
                   c_din
assign
                               = m dout;
                              = cache_hit ? c_dout : m_dout;
                   p din
assign
```

```
module d cache (
                       // direct mapping, 2^6 blocks, 1 world/block, write through
                [31:0]
                                               // cpu address
        input
                [31:0] p dout,
                                               // cpu data out to mem
        input
                                               // cpu data in from mem
        output
                [31:0] p din,
        input
                        p storbe,
                                               // cpu strobe
                                               // cpu read/write command
        input
                        p_rw,
        input
                        uncached,
                                               // ready (to cpu)
        output
                        p_ready,
                                               // clock and reset
        input
                        clk, clrn,
        output
                                               // mem address
               [31:0] m_a,
                [31:0] m dout,
                                               // mem data out to cpu
        input
                [31:0] m din,
                                               // mem data in from cpu
        output
                                               // mem strobe
        output
                       m strobe,
                                               // mem read/write
       output
                       m_rw,
        input
                                               // mem ready
                       m ready
16
                        d_valid [0:63];
                                               // 1-bit valid
        reg
                [23:0]
                       d_tags [0:63];
                                               // 24-bit tag
        reg
                [31:0] d data [0:63];
                                               // 32-bit data
        reg
                [23:0] tag = p a[31:8];
                                               // address tag
       wire
       wire
                [31:0] c din;
                                               // data to cache
                [5:0]
                       index = p a[7:2];
       wire
                                                // block index
        wire
                        c write;
                                                // cache write
```

- d\_valid is cleared when clrn is asserted.
- c\_write is set, valid, tags, and data are written.

```
integer i;
         always @(posedge clk or negedge clrn) begin
27
             if (!clrn) begin
                 for (i=0; i<64; i=i+1) begin
29
                      d valid[i] <= 0;</pre>
                 end
             end else if (c write) begin
31
                 d valid[index] <= 1;</pre>
32
             end
         end
         always @(posedge clk) begin
             if (c_write) begin
                 d tags[index] <= tag;</pre>
                 d data[index] <= c_din;</pre>
             end
         end
```

```
// 1-bit valid
                       d valid [0:63];
        reg
18
               [23:0]
                       d tags [0:63];
                                               // 24-bit tag
        reg
               [31:0] d data [0:63];
19
                                               // 32-bit data
        reg
                       tag = p a[31:8];
20
        wire
               [23:0]
                                               // address tag
               [31:0] c din;
21
        wire
                                               // data to cache
                       index = p a[7:2];
        wire
               [5:0]
                                               // block index
22
        wire
                       c write;
                                               // cache write
```

- cache\_hit: p\_strobe is set, valid index, and tag match.
- cache\_miss: p\_strobe is set but invalid index or tag not match.


```
wire valid = d_valid[index];
wire [23:0] tagout = d_tags[index];
wire [31:0] c_dout = d_data[index];
wire cache_hit = p_strobe & valid & (tagout == tag);
wire cache_miss = p_strobe & (!valid | (tagout != tag));
```

- m\_din: directly passes p\_dout (CPU's write data) to memory.
- m a: directly passes p a (CPU's address) to memory.
- m\_rw: directly passes p\_rw (CPU's rd/wr command) to memory.
- m\_strobe: Main memory is strobes for a transaction if
   ✓ p\_rw is set, because of the write-through policy.
  - ✓ or a cache miss


- For reads (~p\_rw),✓p\_ready is asserted on a cache hit.
- For writes (p\_rw) or read with miss,
  ✓p\_ready is asserted when m\_ready is set (main memory).
- c\_write✓uncached, CPU write (p\_rw) or miss has been resolved.
- c\_din
  - ✓ For writing (p rw), p dout (the data from the CPU).
  - √For reading (~p\_rw), m\_dout (the data from the main memory).

```
assign p_ready = ~p_rw & cache_hit | (cache_miss | p_rw) & m_ready;
assign c_write = ~uncached & (p_rw | cache_miss & m_ready);
assign c_din = p_rw ? p_dout : m_dout;
assign p_din = cache_hit ? c_dout : m_dout;
```


Pipeline halt circuit for cache misses



#### ITLB and DTLB




#### ITLB and DTLB




```
module tlb_8_entry (
                    [23:0]
                            pte_in,
                            tlbwi.
       input
                            tlbwr.
                            index,
                    [2:0]
                    [19:0]
                            vpn,
                            clk, clrn,
       output
                    [23:0]
                            pte_out,
       output
                            tlb_hit
10 );
                    [2:0]
                            random;
        wire
        wire
                    [2:0]
                            w idx;
                    [2:0]
                            ram idx;
        wire
                    [2:0]
                            vpn index;
        wire
                                    = tlbwi | tlbwr;
        wire
                            tlbw
                rdm (clk,clrn,random);
        rand3
       mux2x3 w_address (index,random,tlbwr,w_idx);
       mux2x3 ram_address (vpn_index,w_idx,tlbw,ram_idx);
       ram8x24 rpn (ram_idx,pte_in,clk,tlbw,pte_out);
       cam8x21 valid tag (clk,vpn,w idx,tlbw,vpn index,tlb hit);
   endmodule
```

#### CAM




```
module cam8x21 (
                        clk,
                        wren,
                [19:0] pattern,
                [2:0]
                        wraddress.
                        maddress,
                        mfound
                [20:0] ram [0:7];
    always @(posedge clk) begin
        if (wren) ram[waddress] <= {1'b1,pattern};</pre>
    end
    // fully associative search, should be implemented with CAM cells
                [7:0] match line;
    assign match line[7] = (ram[7] == {1'b1,pattern});
    assign match_line[6] = (ram[6] == {1'b1,pattern});
    assign match_line[5] = (ram[5] == {1'b1,pattern});
    assign match line[4] = (ram[4] == {1'b1,pattern});
    assign match line[3] = (ram[3] == {1'b1,pattern});
    assign match_line[2] = (ram[2] == {1'b1,pattern});
    assign match line[1] = (ram[1] == {1'b1,pattern});
    assign match line[0] = (ram[0] == {1'b1,pattern});
    assign mfound
                         = |match line;
    // encoder for matched address, no multiple-match is allowed
    assign maddress[2] = match_line[7] | match_line[6] |
                         match_line[5] | match_line[4];
    assign maddress[1] = match line[7] | match line[6]
                         match_line[3] | match_line[2];
    assign maddress[0] = match line[7] | match line[5]
                         match line[3] | match line[1];
    // initialize cam, mainly clear valid bit of each line
    integer i:
    initial begin
        for (i=0; i<8; i=i+1)
            ram[i] = 0;
    end
```

#### RAM





```
module ram8x24
        input
                     [2:0]
                             address,
        input
                     [23:0]
                             data,
        input
                             clk,
        input
                             we,
        output
                     [23:0]
                     [23:0] ram [0:7];
        reg
        always @(posedge clk) begin
10
            if (we) ram[address] <= data;</pre>
11
        end
12
        assign q = ram[address];
13
14
        integer i;
15
        initial begin
            for (i=0; i<8; i=i+1)
16
17
                ram[i] = 24'h0;
18
        end
    endmodule
```


Address mapping of the MIPS architecture





Virtual address	Physical address	TLBed	Cached	I/O
00000000 0000	00100000 0000 –	Yes	Yes	No
	0000000 0000	No	Vac	No
100111111 1111	00011111 1111	NO	168	NO
10100000 0000	00000000 0000	No	No	Yes
10111111 1111	00011111 1111			
11000000 0000 11111111 1111	00100000 0000 –	Yes	Yes	No
	00000000 0000 01111111 1111 10000000 0000 10011111 1111 10100000 0000 10111111 1111 11000000 0000	00000000 0000	00000000 0000       00100000 0000 –       Yes         01111111 1111       10000000 0000       No         10011111 1111       00011111 1111         10100000 0000       00000000 0000       No         10111111 1111       00011111 1111         11000000 0000       00111111 1111       Yes	00000000 0000       00100000 0000 -       Yes       Yes         01111111 1111       00000000 0000       No       Yes         10011111 1111       00011111 1111       No       No         10111111 1111       00011111 1111       No       No         10111111 1111       00011111 1111       Yes       Yes



















Registers related to DTLB miss exceptions




68


Cancel instructions due to DTLB miss




Structure of CPU with caches and TLBs




### Waveform of initializing ITLB




Waveform of dealing with DTLB miss exception



Waveforms of returning from exception and cache hits



Waveforms of returning from exception and cache hits



### References

[1] Yamin Li, Computer Principles and Design in Verilog HDL, Wiley, 2016.