

MIPS32: Pipelined CPU

Seungwan Noh

Pusan National University

Department of Electronics Engineering

Contents

- Circuits for each Pipeline Stages
- Pipeline Hazards and Solutions
- Verilog HDL Implementation
- Simulation
- References

Pipelined CPU


- The single-cycle CPU can execute another instruction only after the execution of its prior instruction is completed.
- The pipelined CPU can overlap multiple instructions.
- Ideally the pipelined CPU can produce a result in every clock.
- Because of the overlapping multiple instructions, the pipelined CPU may encounter three types of hazards.
 - ✓ Structural hazards
 - ✓ Control hazards
 - ✓ Data hazards

Pipelined CPU

- Divide the execution of an instruction into five stages.
 - ✓ Instruction Fetch (IF)
 - ✓ Instruction Decode (ID)
 - ✓ Execution (EXE)
 - ✓ Memory Access (MEM)
 - ✓ Write Back (WB)
- *SCCPU*: $n \times m$ cycles
- *PLCPU*: $n + m - 1$ cycles


Pipelined CPU

- Multiple operations in each clock cycle in PLCPU.
- Must save the temporary results in each pipeline stage.




Pipelined CPU

■ Circuits of the IF stage




Pipelined CPU

- Circuits of the ID stage




Pipelined CPU

- Circuits of the EXE stage




Pipelined CPU

- Circuits of the MEM stage




Pipelined CPU

- Circuits of the WB stage



Pipeline Hazards and Solutions


- **Structural Hazards and Solutions**
- Two or more instructions attempt to use a HW at the same time.




Pipeline Hazards and Solutions

- **Data Hazards and Internal Forwarding**
- Data dependency
- The instruction i uses the execution result of the instruction $i-1$.
- Stall
- Forwarding (bypass)

Data Hazards and Forwarding




Data Hazards and Forwarding



```
fwda = 2'b00; // default
fwda = 2'b01; // exe_alu
fwda = 2'b10; // mem_alu
fwda = 2'b11; // mem_lw
```


Data Hazards and Forwarding



```
fwdb = 2'b00; // default
fwdb = 2'b01; // exe_alu
fwdb = 2'b10; // mem_alu
fwdb = 2'b11; // mem_lw
```


Data Hazards and Stall

- For the `lw` instruction, the pipeline must be **stalled** for one clock cycle for waiting for the memory data.
- The pipeline stall prohibits the updates of the PC and the IF/ID pipeline register.
- The instruction is already in IF/ID register and it will be executed twice.




Data Hazards and Stall

- To prevent an instruction from being executed twice, we must cancel the first instruction.
- Prevent it from updating the states of the CPU and memory.
 - ✓ Disable the *wreg* and *wmem*




Control Hazards and Delayed Branch

- The **control hazards** occurs when a pipeline CPU executes a branch or jump instruction.
- **Delayed branch** is one method to deal with the control hazards.
- MIPS ISA adopts a one-delay-slot mechanism.
 - ✓ The instruction located in **delay slot** is always executed no matter what.
- The return address of *jal* is PC+8 (delayed branch).



Control Hazards and Delayed Branch




Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v


- `pipecpu.v`

- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



Verilog HDL Implementation


- pipecpu.v
- **pipepc.v**
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



PC is considered as the first pipeline register

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- **pipeif.v**
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




PC select MUX & PC+4 & Instruction Memory

-

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- **pipeif.v**
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




```
1 // The circuit for IF stage
2 module pipeif (
3     input  [31:0] pc,
4     input  [31:0] bpc,
5     input  [31:0] rpc,
6     input  [31:0] jpc,
7     input  [01:0] pccsrc,
8     output [31:0] npc,
9     output [31:0] pc4,
10    output [31:0] ins
11 );
12 // pc + 4
13 assign pc4 = pc + 32'h4;
14
15 // next pc 4-to-1 MUX
16 reg [31:0] npc;
17 always @(*) begin
18     case (pccsrc)
19         2'b00: npc = pc4;
20         2'b01: npc = bpc;
21         2'b10: npc = rpc;
22         2'b11: npc = jpc;
23     endcase
24 end
25
26 // inst memory
27 pl_inst_mem inst_mem (
28     .a(pc),
29     .inst(ins)
30 );
31 endmodule
```

PC+4, Branch PC, Jump reg PC, Jump PC

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- **pipeif.v**
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




```

1 // The circuit for IF stage
2 module pipeif (
3     input  [31:0] pc,
4     input  [31:0] bpc,
5     input  [31:0] rpc,
6     input  [31:0] jpc,
7     input  [01:0] pcsrc,
8     output [31:0] npc,
9     output [31:0] pc4,
10    output [31:0] ins
11 );
12 // pc + 4
13 assign pc4 = pc + 32'h4;
14
15 // next pc 4-to-1 MUX
16 reg [31:0] npc;
17 always @(*) begin
18     case (pcsrc)
19         2'b00: npc = pc4;
20         2'b01: npc = bpc;
21         2'b10: npc = rpc;
22         2'b11: npc = jpc;
23     endcase
24 end
25
26 // inst memory
27 pl_inst_mem inst_mem (
28     .a(pc),
29     .inst(ins)
30 );
31 endmodule

```

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- **pipeifid.v**
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




```
1 // IF/ID pipeline register
2 module pipeifid (
3     input      clk,
4     input      wir,
5     input      clrn,
6     input [31:0] pc4,
7     input [31:0] ins,
8     output [31:0] dpc4,
9     output [31:0] dinst
10 );
11     dffe32 pc_plus4 (
12         .d(pc4),
13         .clk(clk),
14         .clrn(clrn),
15         .e(wir),
16         .q(dpc4)
17     );
18     dffe32 instruction (
19         .d(ins),
20         .clk(clk),
21         .clrn(clrn),
22         .e(wir),
23         .q(dinst)
24     );
25 endmodule
```

The pipeline register between IF and ID


Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- **pipeid.v**
 - ✓ pipeidcu.v
 - ✓ regfile.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
 - ✓ pipeidcu.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




```

49         pipeidcu cu (
50             .op(op),
51             .func(func),
52             .rs(rs),
53             .rt(rt),
54             .ern(ern),
55             .mrn(mrn),
56             .ewreg(ewreg),
57             .em2reg(em2reg),
58             .mwreg(mwreg),
59             .mm2reg(mm2reg),
60             .rsrtequ(rsrtequ),
61             .aluc(aluc),
62             .pcsrc(pcsrc),
63             .fwda(fwda),
64             .fwdb(fwdb),
65             .wreg(wreg),
66             .m2reg(m2reg),
67             .wmem(wmem),
68             .aluimm(aluimm),
69             .shift(shift),
70             .jal(jal),
71             .regrt(regrt),
72             .sext(sext),
73             .nostall(nostall)
74         );

```

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- **pipeid.v**
 ✓ pipeidcu.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



```


27 // Instruction Decode
28 // R-format
29 wire i_add = (op == 6'b000000) & (func == 6'b100000);
30 wire i_sub = (op == 6'b000000) & (func == 6'b100010);
31 wire i_and = (op == 6'b000000) & (func == 6'b100100);
32 wire i_or = (op == 6'b000000) & (func == 6'b100101);
33 wire i_xor = (op == 6'b000000) & (func == 6'b100110);
34 wire i_sll = (op == 6'b000000) & (func == 6'b000000);
35 wire i_srl = (op == 6'b000000) & (func == 6'b000010);
36 wire i_sra = (op == 6'b000000) & (func == 6'b000011);
37 wire i_jr = (op == 6'b000000) & (func == 6'b001000);
38 // I-format
39 wire i_addi = (op == 6'b001000);
40 wire i_andi = (op == 6'b001100);
41 wire i_ori = (op == 6'b001101);
42 wire i_xori = (op == 6'b001110);
43 wire i_lw = (op == 6'b100011);
44 wire i_sw = (op == 6'b101011);
45 wire i_beq = (op == 6'b000100);
46 wire i_bne = (op == 6'b000101);
47 wire i_lui = (op == 6'b001111);
48 // J-format
49 wire i_j = (op == 6'b000010);
50 wire i_jal = (op == 6'b000011);

```

Instruction decode

Verilog HDL Implementation


- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- **pipeid.v**
 ✓ pipeidcu.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



Stall when instruction in ID stage need the same register used in EXE stage in pipeline when RF write signals in EXE stage is set.

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- **pipeid.v**
 ✓ pipeidcu.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



```


58   reg [1:0] fwda, fwdb;
59   always @(ewreg, mwreg, ern, mrn, em2reg, mm2reg, rs, rt) begin
60       fwda = 2'b00;
61       if ( ewreg & (ern != 0) & (ern == rs) & ~em2reg ) begin
62           fwda = 2'b01; // exe_alu
63       end else if ( mwreg & (mrn != 0) & (mrn == rs) & ~mm2reg ) begin
64           fwda = 2'b10; // mem_alu
65       end else if ( mwreg & (mrn != 0) & (mrn == rs) & mm2reg ) begin
66           fwda = 2'b11; // mem_lw
67       end
68
69       fwdb = 2'b00;
70       if ( ewreg & (ern != 0) & (ern == rt) & ~em2reg ) begin
71           fwdb = 2'b01; // exe_alu
72       end else if ( mwreg & (mrn != 0) & (mrn == rt) & ~mm2reg ) begin
73           fwdb = 2'b10; // mem_alu
74       end else if ( mwreg & (mrn != 0) & (mrn == rt) & mm2reg ) begin
75           fwdb = 2'b11; // mem_lw
76       end
77   end

```

Internal forwarding control signal is based on register number and write signals in EXE and MEM stage.

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- **pipeid.v**
✓ regfile.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



```

76     regfile rf (
77         .rna(rs),
78         .rnb(rt),
79         .d(wdi),
80         .wn(wrn),
81         .we(wwreg),
82         .clk(~clk), // falling-edge
83         .clrn(clrn),
84         .qa(qa),
85         .qb(qb)
86     ); RF write at clk falling-edge

```


```

6  module regfile (rna,rnb,d,wn,we,clk,clrn,qa,qb); // 32x32 regfile
7      input  [31:0] d; // data of write port
8      input  [4:0] rna; // reg # of read port A
9      input  [4:0] rnb; // reg # of read port B
10     input  [4:0] wn; // reg # of write port
11     input    we; // write enable
12     input    clk, clrn; // clock and reset
13     output [31:0] qa, qb; // read ports A and B
14     reg [31:0] register [1:31]; // 31 32-bit registers
15     assign qa = (rna == 0)? 0 : register[rna]; // read port A
16     assign qb = (rnb == 0)? 0 : register[rnb]; // read port B
17     integer i;
18     always @(posedge clk or negedge clrn) // write port
19     if (!clrn)
20     for (i = 1; i < 32; i = i + 1)
21         register[i] <= 0; // reset
22     else
23         if ((wn != 0) && we) // not reg[0] & enabled
24             register[wn] <= d; // write d to reg[wn]
25 endmodule

```

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- **pipeid.v**
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




```

88     reg [31:0] a, b;
89     always @(*) begin
90         case (fwda)
91             2'b00: a = qa;
92             2'b01: a = ealu;
93             2'b10: a = malu;
94             2'b11: a = mmo;
95         endcase
96
97         case (fwdb)
98             2'b00: b = qb;
99             2'b01: b = ealu;
100            2'b10: b = malu;
101            2'b11: b = mmo;
102        endcase
103    end MUX for internal forwarding
104
105    assign rn = regrt ? rt : rd;
106    assign bpc = dpc4 + offset;
107    assign dimm = {s16,imm};
108    assign jpc = {dpc4[31:28],addr,2'b00};

```

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- **pipeid.v**
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



```


88     reg [31:0] a, b;
89     always @(*) begin
90         case (fwda)
91             2'b00: a = qa;
92             2'b01: a = ealu;
93             2'b10: a = malu;
94             2'b11: a = mmo;
95         endcase
96
97         case (fwdb)
98             2'b00: b = qb;
99             2'b01: b = ealu;
100            2'b10: b = malu;
101            2'b11: b = mmo;
102        endcase
103     end
104
105     assign rn = regrt ? rt : rd;
106     assign bpc = dpc4 + offset;
107     assign dimm = {s16,imm};
108     assign jpc = {dpc4[31:28],addr,2'b00};

```

regrt is set for imm instructions

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- **pipeid.v**
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



```


88     reg [31:0] a, b;
89     always @(*) begin
90         case (fwda)
91             2'b00: a = qa;
92             2'b01: a = ealu;
93             2'b10: a = malu;
94             2'b11: a = mmo;
95         endcase
96
97         case (fwdb)
98             2'b00: b = qb;
99             2'b01: b = ealu;
100            2'b10: b = malu;
101            2'b11: b = mmo;
102        endcase
103    end
104
105    assign rn = regrt ? rt : rd;
106    assign bpc = dpc4 + offset;
107    assign dimm = {s16, imm};
108    assign jpc = {dpc4[31:28], addr, 2'b00};

```

offset is dim << 2

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- **pipeid.v**
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




```

88     reg [31:0] a, b;
89     always @(*) begin
90         case (fwda)
91             2'b00: a = qa;
92             2'b01: a = ealu;
93             2'b10: a = malu;
94             2'b11: a = mmo;
95         endcase
96
97         case (fwdb)
98             2'b00: b = qb;
99             2'b01: b = ealu;
100            2'b10: b = malu;
101            2'b11: b = mmo;
102        endcase
103    end
104
105    assign rn = regrt ? rt : rd;
106    assign bpc = dpc4 + offset;
107    assign dimm = {s16,imm};
108    assign jpc = {dpc4[31:28],addr,2'b00};

```

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- **pipeidexe.v**
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



```

21 reg [31:0] ea, eb, eimm, epc4;
22 reg [04:0] ern;
23 reg [03:0] ealuc;
24 reg ewreg, em2reg, ewmem, ealuimm, eshift, ejal;
25
26 always @(posedge clk or negedge clrn) begin
27     if (!clrn) begin
28         ewreg <= 0;          em2reg <= 0;
29         ewmem <= 0;          ealuc <= 0;
30         ealuimm <= 0;         ea <= 0;
31         eb <= 0;             eimm <= 0;
32         ern <= 0;            eshift <= 0;
33         ejal <= 0;           epc4 <= 0;
34     end else begin
35         ewreg <= dwreg;       em2reg <= dm2reg;
36         ewmem <= dwmem;       ealuc <= daluc;
37         ealuimm <= daluimm;    ea <= da;
38         eb <= db;             eimm <= dimm;
39         ern <= drn;           eshift <= dshift;
40         ejal <= djal;         epc4 <= dpc4;
41     end
42 end


```

pipeline register for ID/EXE stage



Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- **pipexe.v**
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



```


1 // The circuit for EXE stage
2 module pipexe (
3     input  [31:0] ea, eb,
4     input  [31:0] eimm,
5     input  [31:0] epc4,
6     input  [04:0] ern0,
7     input  [03:0] ealuc,
8     input      ealuimm,
9     input      eshift,
10    input      ejal,
11    output [31:0] ealu,
12    output [04:0] ern
13 );
14
15    wire [31:0] alua;
16    wire [31:0] alub;
17    wire [31:0] ealu0; // alu result
18    wire [31:0] epc8;
19    wire        z;
20    wire [31:0] esa = {eimm[5:0], eimm[31:6]}; // sa = inst[10:06]
21
22    assign epc8 = epc4 + 4;
23    assign alua = eshift ? esa : ea;
24    assign alub = ealuimm ? eimm : eb;
25    assign ealu = ejal ? epc8 : ealu0;
26    assign ern  = ern0 | {5{ejal}};
27
28    alu alu (
29        .a(alua),
30        .b(alub),
31        .aluc(ealuc),
32        .r(ealu0),
33        .z(z)
34    );
35 endmodule

```

pc+8 for return address of jal

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- **pipexe.v**
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



```

1 // The circuit for EXE stage
2 module pipexe (
3     input  [31:0] ea, eb,
4     input  [31:0] eimm,
5     input  [31:0] epc4,
6     input  [04:0] ern0,
7     input  [03:0] ealuc,
8     input      ealuimm,
9     input      eshift,
10    input      ejal,
11    output [31:0] ealu,
12    output [04:0] ern
13 );
14
15    wire [31:0] alua;
16    wire [31:0] alub;
17    wire [31:0] ealu0; // alu result
18    wire [31:0] epc8;
19    wire      z;
20    wire [31:0] esa = {eimm[5:0], eimm[31:6]}; // sa = inst[10:06]
21
22    assign epc8 = epc4 + 4;
23    assign alua = eshift ? esa : ea;
24    assign alub = ealuimm ? eimm : eb;
25    assign ealu = ejal ? epc8 : ealu0;
26    assign ern = ern0 | {5{ejal}};
27
28    alu alu (
29        .a(alua),
30        .b(alub),
31        .aluc(ealuc),
32        .r(ealu0),
33        .z(z)
34    );
35 endmodule


```

ALU input a is a shift amount if shift instruction is fetched.

ALU input b is a immediate value if imm instruction is fetched.

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- **pipexe.v**
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v



```


1 // The circuit for EXE stage
2 module pipexe (
3     input  [31:0] ea, eb,
4     input  [31:0] eimm,
5     input  [31:0] epc4,
6     input  [04:0] ern0,
7     input  [03:0] ealuc,
8     input      ealuimm,
9     input      eshift,
10    input      ejal,
11    output [31:0] ealu,
12    output [04:0] ern
13 );
14
15    wire [31:0] alua;
16    wire [31:0] alub;
17    wire [31:0] ealu0; // alu result
18    wire [31:0] epc8;
19    wire [31:0] z;
20    wire [31:0] esa = {eimm[5:0], eimm[31:6]}; // sa = inst[10:06]
21
22    assign epc8 = epc4 + 4;
23    assign alua = eshift ? esa : ea;
24    assign alub = ealuimm ? eimm : eb;
25    assign ealu0 = ejal ? epc8 : ealu0;
26    assign ern = ern0 | {5{ejal}};
27
28    alu alu (
29        .a(alua),
30        .b(alub),
31        .aluc(ealuc),
32        .r(ealu0),
33        .z(z)
34    );
35 endmodule

```

\$31 register is selected for return address of jal instruction. (5'b11111 = 32)

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- **pipexe.v**
 ✓ alu.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




```

1 // The circuit for EXE stage
2 module pipexe (
3     input  [31:0] ea, eb,
4     input  [31:0] eimm,
5     input  [31:0] epc4,
6     input  [04:0] ern0,
7     input  [03:0] ealuc,
8     input      ealuimm,
9     input      eshift,
10    input      ejal,
11    output [31:0] ealu,
12    output [04:0] ern
13 );
14
15    wire [31:0] alua;
16    wire [31:0] alub;
17    wire [31:0] ealu0; // alu result
18    wire [31:0] epc8;
19    wire [31:0] z;
20    wire [31:0] esa = {eimm[5:0], eimm[31:6]}; // sa = inst[10:06]
21
22    assign epc8 = epc4 + 4;
23    assign alua = eshift ? esa : ea;
24    assign alub = ealuimm ? eimm : eb;
25    assign ealu0 = ejal ? epc8 : ealu0;
26    assign ern = ern0 | {5{ejal}};
27
28    alu alu (
29        .a(alua),
30        .b(alub),
31        .aluc(ealuc),
32        .r(ealu0),
33        .z(z)
34    );
35 endmodule

```

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- **pipexe.v**
 - ✓ alu.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- pipewb.v




```

1  module alu (
2      input    [31:0]  a, b,
3      input    [03:0]  aluc,
4      output   [31:0]  r,
5      output                z
6  );
7      reg    [31:0]  r;
8      always @(*) begin
9          casex (aluc)
10             4'bx000: r = a + b;           // add
11             4'bx100: r = a - b;           // sub
12             4'bx001: r = a & b;           // and
13             4'bx101: r = a | b;           // or
14             4'bx010: r = a ^ b;           // xor
15             4'bx110: r = {b[15:0], 16'h0}; // lui
16             4'b0011: r = b << a[4:0];     // sll
17             4'b0111: r = b >> a[4:0];     // srl
18             4'b1111: r = $signed(b) >>> a[4:0]; // sra
19         endcase
20     end
21     assign z = ~|r;
22 endmodule

```

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- **pipexemem.v**
- pipemem.v
- pipememwb.v
- pipewb.v




```
13 reg [31:0] malu, mb;
14 reg [04:0] mrn;
15 reg      mwreg, mm2reg, mwmem;
16
17 always @(posedge clk or negedge clrn) begin
18     if (!clrn) begin
19         mwreg <= 0;      mm2reg <= 0;
20         mwmem <= 0;      malu <= 0;
21         mb <= 0;         mrn <= 0;
22     end else begin
23         mwreg <= ewreg;   mm2reg <= em2reg;
24         mwmem <= ewmem;   malu <= ealu;
25         mb <= eb;         mrn <= ern;
26     end
27 end
```

pipeline register for EXE/MEM stage.

Verilog HDL Implementation


- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- **pipemem.v**
- pipememwb.v
- pipewb.v



```
1  // The circuit for MEM stage
2  module pipemem (
3      input          clk,
4      input  [31:0]  addr,
5      input  [31:0]  datain,
6      input          we,
7      output [31:0]  dataout
8  );
9      pl_data_mem dmem(
10         .clk(clk),
11         .addr(addr),
12         .datain(datain),
13         .we(we),
14         .dataout(dataout)
15     );
16 endmodule
```

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- **pipememwb.v**
- pipewb.v




```
13     reg    [31:0]  wmo, walu;
14     reg    [04:0]  wrn;
15     reg                                wwreg, wm2reg;
16
17     always @(posedge clk or negedge clrn) begin
18         if (!clrn) begin
19             wwreg  <= 0;           wm2reg <= 0;
20             wmo    <= 0;           walu   <= 0;
21             wrn    <= 0;
22         end else begin
23             wwreg  <= mwreg;       wm2reg <= mm2reg;
24             wmo    <= mmo;         walu   <= malu;
25             wrn    <= mrn;
26         end
27     end
```

pipeline register for MEM/WB stage.

Verilog HDL Implementation

- pipecpu.v
- pipepc.v
- pipeif.v
- pipeifid.v
- pipeid.v
- pipeidexe.v
- pipexe.v
- pipexemem.v
- pipemem.v
- pipememwb.v
- **pipewb.v**




```
1 // The circuit for WB stage
2 module pipewb (
3     input  [31:0]  walu,
4     input  [31:0]  wmo,
5     input          wm2reg,
6     output [31:0]  wdi
7 );
8     assign wdi = wm2reg ? wmo : walu;
9 endmodule
```

MUX for wdi (Data memory read or ALU result).


Simulation

- Call subroutine




Simulation

- Pipeline stall



Simulation

- Return from subroutine



References

- [1] Yamin Li, *Computer Principles and Design in Verilog HDL*, Wiley, 2016.