CS061 - Lab 03

1 High Level Description

Today's lab will cover some new LC3 instructions, introducing the marvels of <u>memory addressing</u> <u>modes</u>, and some more I/O (input/output),

2 Goals for This Week

- 1. New LC3 instructions
- 2. Exercises 1-4
- 3. So what now??

3.1 New LC3 Instructions

As you know, in the LC3, values can be stored in system memory (RAM), or in the eight general purpose registers named R0 through R7, or in several special purpose registers (more about this later on). It might not be obvious yet, but all microprocessor instructions involve getting values from some of those places, manipulating them, and writing the result to another place - so we need a way to describe these steps.

From now on, we will use a standard notation to describe all these processes called **Register Transfer Notation**:

- (Rn) means "the *contents* of Register n" i.e the value currently stored there.
- Mem[xnnnn] means "the *contents* of memory address xnnnn"
- ← means "write the <u>value</u> on the right of the arrow to the <u>location</u> on the left" (the location may be either a memory address or a local register), so:
 R3 ← Mem[x3042]
 means copy the <u>contents</u> of memory location x3042 to <u>Register 3</u>.

```
Mem[ x3120 ] \leftarrow (R6) means copy the <u>contents</u> of Register 6 to the <u>memory location x3120</u> R3 \leftarrow (R1) + (R2) means add the <u>contents</u> of R1 and R2, and write the result to <u>R3</u>.
```

Also, as we saw last week, a label is an alias for a memory location (an address), so: $Mem[myAnswer] \leftarrow (R4)$

means copy the *contents* of R4 to the *memory location* corresponding to the label myAnswer.

New LC3 instructions this week: ST, LDI, STI, LDR, STR, Trap

Note: further details on all LC-3 instructions can be found here or in Appendix A of the text.

The ST instruction - see the ST tutorial (Piazza Resources -> LC3 Instructions)

The Store instruction is simply the opposite of the LD instruction: it stores the contents of a register directly into a location in memory specified by a label (overwriting any previous content, of course).

The LDI instruction - see the LDI tutorial

The Load Indirect instruction is similar to the LD instruction, except that there is one level of indirection:

As you know already, the instruction

```
LD R1, ADDR_1
```

gets Mem[ADDR_1] (i.e. the value stored at the label ADDR_1 - let's say it is x3100) directly, and loads (writes) that value into R1:

```
R1 \leftarrow Mem[ADDR_1] \Rightarrow R1 \leftarrow x3100
```

The instruction

```
LDI R1, ADDR 1
```

instead, loads Mem[Mem[ADDR_1]] into R1:

That is, it first fetches Mem[ADDR 1] (let's use the same value as above, x3100).

Then it uses that value as a **new address**, and fetches Mem[x3100] (i.e. the value stored at x3100 – let's say it is #12), and finally loads that value into R1:

```
R1 \leftarrow Mem[Mem[ADDR_1]] i.e. R1 \leftarrow Mem[x3100] i.e. R1 \leftarrow #12
```

This round-about process is called "indirection", and the label is called a "pointer" (sound familiar?)
The STI instruction - see the STI tutorial

The Store Indirect instruction works just like LDI, only in the opposite direction.

Rather than loading a value from Mem[Mem[someLabel]] into a register, it takes the value from a register and copies (stores) it to memory at the address given by Mem[someLabel] (overwriting previous content).

```
Mem[ Mem[ ADDR_1 ] ] \leftarrow (R1) \Rightarrow x3100 \leftarrow (R1) (i.e. the value stored in R1)
```

The LDR instruction - see the LDR tutorial

The Load Relative instruction achieves the same indirection as LDI, except that it uses a *register* as the pointer rather than a memory location:

The instruction

```
LDR R1, R5, #0 ; For this course, we'll always set the offset to 0 loads the value from Mem[(R5)] into R1: (let's say (R5) == x3100, and Mem[x3100] is #12) R1 \leftarrow Mem[(R5)] i.e. R1 \leftarrow Mem[x3100] i.e. R1 \leftarrow #12
```

The STR instruction - see the STR tutorial

The Store Relative instruction works exactly the same as LDR, only in the opposite direction. In the example, the instruction stores the value from R1 into the address stored in R5 (x3007):

```
The instruction
```

```
STR R1, R5, #0 copies the value from R1 (let's say #12) into the address stored in (R5): (let's say (R5) == x3100, as above) Mem[ (R5) ] \leftarrow (R1) i.e. x3100 \leftarrow #12
```

The Trap instruction - see Table 1 and the <u>TRAP tutorial</u> and p. 543 in the text Trap instructions are actually calls to a set of <u>subroutines</u> (what C++ calls "functions"). You saw one of them (PUTS) last week. You may use either the "TRAP xnn" form or the alias in your code.

Table 1: Trap instructions

Invocation	Alias	Effect
TRAP x20	GETC	$R0 \leftarrow$ one character of input (ascii) from the keyboard (no echo)
TRAP x21	OUT	print (R0) to the screen as an ascii character
TRAP x22	PUTS	Jump to memory location (R0) and print the contents of that and each succeeding memory location until a 0 is encountered (used for printing strings)
TRAP x23	IN	You will never use this instruction! Prompt the user to input a character; get the input from the keyboard, and echo it to the console
TRAP x25	HALT	Terminates the program

Exercise 01: Direct memory addressing mode

Write an assembly language program that uses .FILL pseudo-ops to load the values #65 (decimal 65) and x41 (hexadecimal 41) into two memory locations with the labels DEC_65 and HEX_41 respectively.

Look up an ASCII table (use the back of your text or <u>this table</u> to see what these values would represent when interpreted as characters rather than numbers.

Then use the **LD** instruction to load these two values into registers R3 and R4 respectively. Run the program, and inspect the registers to make sure it worked.

Exercise 02: Indirect memory addressing mode

Sometimes, the data we need is located in some remote region of memory, which may or may not have label aliases.

Take the program from exercise 01 (copy it into a new file called e.g. lab3_ex2.asm – don't just edit the original!!) and replace the data stored at DEC_65 and HEX_41 with two far away **addresses** such as x4000 and x4001 respectively (you don't need to change the labels), and change the labels to DEC_65_PTR and HEX_41_PTR (the PTR stands for "pointer")

You can load the data into the new locations by placing the following code at the end of your current data block:

```
;; Remote data
.orig x4000
NEW_DEC_65 .FILL #65
NEW_HEX_41 .FILL x41
```

(Make sure you understand what's going on here!)

But now we have a problem!

In the LC3, the Direct memory addressing mode (LD, ST instructions) only works with labels that are within +/- #256 memory locations of the instruction (we'll explain exactly why later) — so our new data locations are too far away from the code to be accessed with LD and ST, even though we have provided new labels for them.

Try using the LD instruction with these new labels and see what happens!

But never fear – the **indirect** and **relative** addressing modes will come to the rescue! Replace the LD instruction with one using **LDI** to load the data into R3 and R4. (Hint: you won't need the "new" labels – in fact you can now remove them).

Next, add code to increment the values in R3 and R4 by 1. (What ascii characters do they correspond to now?) Finally, store the incremented values <u>back</u> into addresses x4000 and x4001 using **STI**. Again, inspect the registers to make sure it worked as expected!

Exercise 03: Relative or "Register") memory addressing mode

Start with the same setup as in exercise 02: You have two labeled locations (or "pointers"), which contain two "remote" memory addresses; your actual data is stored at those remote addresses.

Directly load (**LD**) the values of the *pointers* into R5 and R6 respectively.

Now, use the relative memory addressing mode (LDR) to load the remote data into R3 and R4, using R5 and R6 as "Base Registers" - i.e. the registers that hold the memory pointers.

Perform the same manipulation as in exercise 02 – i.e. increment the values in R3 & R4, then store those incremented values back into x4000 and x4001, this time using **STR** (inspect your registers to confirm, as always).

SUCCESS!!

You have now used the two memory addressing modes <u>indirect</u> (LDI, STI) and <u>relative</u> (LDR, STR) to accomplish exactly the same goal – each uses indirection ("pointers") to access memory locations that were too far away to be reached by LD:

The Indirect memory addressing mode uses a <u>label</u> (memory location) as a pointer.

The Relative memory addressing mode uses a *register* as a pointer.

(The downside is that indirection requires one more memory read than direct addressing).

Exercise 04: Loops

Use the conditional branch instruction (BR) to construct a <u>counter-controlled loop</u>.

Hard-code (i.e. use .FILL) data values x61 and x1A, and load them into R0 and R1 respectively. Inside a loop, output to console the contents of R0 (Trap x21, or OUT), then immediately increment R0 by 1. Use R1 as the loop counter – i.e. the loop should be executed exactly x1A times. Think carefully about how and when to terminate the loop: do you use BRn or BRnz or BRzp or ??

What does this loop do? Can you figure it out **before** you run it?

3.3 So what now??

Before next lab (in fact before tackling your homework & programming assignment this week), make sure you

- are totally familiar with the instruction description notation at the start of Section 3.2

 This will become fundamental to our understanding of how a microprocessor functions, which is the ultimate purpose of the entire course so make sure you get the hang of it!
- understand the three LC3 memory addressing modes direct, indirect, and relative
- master the ST, LDI/STI, LDR/STR instructions, and the concept of indirection (pointers) specifically, how to load from and store to locations in memory that are too far away from your code to be reached by the direct addressing mode
- know how to build a simple counter-controlled loop
- can use all the bios routines i.e the Trap instructions that manage console i/o: GETC, OUT, and PUTS