Sworup Bhattarai

ID: 1001093304

TRISC Design Project

12/04/2021

# TABLE OF CONTENT

Introduction	3
Project overview including requirements	3
Project status including any unresolved problems	4
System design	4
System-level description and diagrams	4
Test results	4
Controller design details	5
Functional description and diagram showing I/O	5
State Diagram Ap	pendix I
Verilog Code Appe	endix A-H
Test results	6
Summary	6
Photos or video of program execution	6
Conclusion	7
Resolution of design and/or implementation issues	
Resolution of design and/or implementation issues	7

# **Introduction:**

This project consists of logic design activity and successful implementation of logic tasks based on the knowledge acquired throughout the semester. The scope of this project is to design, test and implement a simplified TRISC CPU successfully. The requirements for this project were to use the separate components created throughout the labs and HomeWorks and get them to work together and execute a program that was given for this project. The project will be made using Verilog on Quartus Prime and will be executed on the DE10-Lite FPGA model number 10M50DAF484C7G.

## **Requirements:**

This project requires the creation of a TRISC CPU using components that have been completed in previous laboratory exercises and homework, to implement a functioning processor that can execute programs consisting of INC (Increment), CL(Clear), JMP(Jump), LDA(Load), STA(Store), and ADD(Addition) instructions. Only using the components necessary as shown in Figure 1. This simplifies the integration and testing.




Figure 1:TRISC design for INC, CLR, LDA, STA, ADD, and JMP

#### **Status:**

During the design and implementation phase of the project, the FSM(Finite State Machine) in the Control Unit (CU) was not outputting the correct control codes to the rest of the modules and not allowing them to function as they should. The secondary problem that was faced was again with the FSM, code shown in Figure X below and the correct control codes to the BufferRegester, not shown in Figure 1, causing the ADD function to not load the value of the function.

### **System Design:**

The TRIAC processor is made up of six main components, they are the Program Counter (PC), the Accumulator(ACC), the Arithmetic/Logic Unit (ALU), the Instruction Register(IR), Control Unit (CU), and the RAM. The Program Counter stores the current running program number and the memory location to be accessed, the code for the PC is shown in Appendix A below. The ACC is used to pick if the input from the Memory Data Out (MDO) or the ALU and either increments the data or sends the data out via the MDI and to the ALU to be stored and used, the Verilog code for the ACC is shown in Appendix B below. The ALU is the math module of the CPU it is responsible for adding subtracting ANDing and ORing (only add is sued in this CPU), the Verilog code for the ACC is shown in Appendix C below. The IR is used hold and forward the instruction data that is fetched from the RAM, in function it is the same as the BufferRegester(Br), the IR is shown in Appendix D. The next component of the TRISC CPU is the RAM block it is what stores and provides the data and the control data that the rest of the components use to carry out programs and steps. The final and most important main block of the TRIAC CPU is the CU, the control unit takes the control data from the IR and changes it into control bits that activate different parts of the CPU to make them perform specific tasks shown in Appendix E, the CU is made up of two sub blocks the fourtosixteen decoder that takes the 4 bit

command code and decodes it to the specific INC, CLR, JMP, LDA, STA, and ADD instructions. That data is then sent to the second sub block the Finite State Machine(FSM) which takes the control code from the decoder and creates steps that will control the rest of the different parts of the CPU, the decoder and FSM are shown in Appendix F.

### **Controller design details:**

The control for this CPU is done by using a variety of switches and keys, the keys are used to input data to the RAM Key5, Key3, and Key2 and as the clock and clear buttons Key0 and Key1, the input of the data and control data were done using switches 0-7. Hex Displays were also used to show the RAM data and the assignments of the for the keys, switches and HEX displays are shown in Appendix G.

#### **Test Results:**

The code provided to run on the TRISC CPU is: 0: 0F, 1: 61, 2: 62, 3: 1E, 4: 74, 5: 0E, 6: 66, 7: 89, 8: 88, 9: 69, A: 2E, B: 7B, C: 6C, D: 88, E: EE, F: FF, this code will Load from RAM location F, then increment the ACC twice then store the value in the ACC to RAM location E, then clear the ACC, Load the ACC from RAM location E increment the ACC by one, jump the program counter to ram location 9, increment the ACC by one, add the ACC value to the value at RAM location E then clear the ACC, increment the ACC, jump the program counter to RAM location 8 and jump back and 9 and back and forth. The results from code provided can be found in the accompanying video called TRISC Demo.mp4.

#### **Conclusion:**

This project consisted of creating a TRISC CPU and all the supporting devices such as

the ACC, PC, ALU and RAM. The main problem that occurred was that the FSM was not set

up to send out the correct control, this was unfortunately only mitigated after scraping the first

attempt and re-creating the TRISC CPU from scratch. There were some design errors on the

second iterations of the CPU that the accumulator not working, but with the help of the TA

Khaled Ahmed the error was traced back to the FSM and the error was fixed.

**Lesson Learned:** 

The main lesson learned during this project was that sometimes the best way to fix a

problem/bug is to just start back from scratch and that asking for assistance on things that are not

working is also a good way to be pointed in the correct direction. I also learned while creating

the CPU that sometimes even though the command that you send may look simple there may be

deeper processes that run to achieve that "simple" command.

**Appendix A: Program Counter** 

```
module nbitbinary \#(parameter N = 4)
( // Sworup Bhattarai 1001093304
  input COUNT, CLEAR, LOAD,
  input [N-1:0] in,
  output reg [N-1:0] y
   always @ (negedge COUNT, negedge LOAD, negedge CLEAR)
      if (CLEAR==1'b0)
      begin
       y = 0;
      end
      else if (LOAD==1'b0)
      begin
      y <= in; end
      else if (COUNT == 1'b0)
      y <= y + 1'b1;
end
      begin
endmodule
```

### **Appendix B: ACC**

```
module acc \#(parameter N = 4)
 2
        input clear, load, inc, AB,
 3
 4
       input [N-1:0] A , B,
 5
       output [N-1:0] Z
 6
 7
        wire [N-1:0] D;
8
9
    //instantiate component modules
10
   two2one #(4) two2oneMUX
11 ⊟(
12
                // data input [3:0] A
     .A(A) ,
13
               // data input [3:0] B
     .B(B) ,
     .S(AB) ,
               // select input AB. AB=0 selects A, AB=1 selects B.
14
    Y(D);
               // data output [3:0] D
15
16
17
   BinUp #(4) RegCount
18 ⊟(
     .inc(inc) , // control input inc
19
     .clear(clear) , // input clear
20
     .load(load) , // input load
21
     .D(D) , // data input from MUX [3:0] D
22
23
     .Q(Z)
               // data output from Acc [3:0] Z
    L);
24
25
    endmodule
```

## **Appendix C: ALU**

```
⊟module alu (
 2
 3
         input [3:0] A, B, //declare input ports
 4
         input [1:0] S,
 5
 6
         output reg [3:0] R
 7
         //declare output ports for sum;
 8
         );
9
10
         wire [3:0] Ad, La, Lx;
         //wire [3:0] pr;
11
12
         wire Cw, Ow;
13
14
         AdderSubtractor ( A, B ,S[0], Ad , Cw, Ow);
15
16
         assign La = A & B;
17
         assign Lx = A ^ B;
18
19
         always @ (S)
20
    begin
21
           if (S == 2'b00)
22
           begin
    23
            R <= Ad;
24
           end
25
26
           else if (S == 2'b01)
27
           begin
    28
            R \ll Ad;
29
30
            end
31
32
           else if (S == 2'bl0)
33
            begin
    34
            R \ll La;
35
            end
36
37
           else if (S == 2'bl1)
38
           begin
    39
           R \ll Lx;
40
            end;
41
42
         end
43
```

```
1
 2
      module IR \# (parameter N = 4)
 3
    \Box (
 4
         input [N-1:0] D,
 5
         input CLK, CLR,
         output reg [N-1:0] Q
 6
 7
                //declare N-bit data output
      );
 8
9
10
             always @ (negedge CLK, negedge CLR)
    11
                begin
12
                   if (CLR==1'b0) Q <= 0;
13
                   else if (CLK==1'b0) Q <= D;
14
                end
15
      endmodule
16
```

### **Appendix E: CU**

```
1
      module triscPCU
 2
    \Box (
 3
         input SysClock, SysReset,
         input [0:3]Switch, // 1000
 4
 5
         output [0:14] C,
 6
         output clock, reset,
 7
         output [0:3]Sout
 8
9
         wire [0:15] Y;
10
         assign Sout = Switch;
11
         assign clock = SysClock;
12
         assign reset = SysReset;
13
         fourtosixteen(Switch,Y);
14
15
16
        triscFSM FSM(
    17
         SysClock, SysReset, Y[0], Y[1], Y[2], Y[3], Y[4], Y[5], Y[6], Y[7], Y[8], Y[9], Y[10],
18
         C[0],C[1],C[2],C[3],C[4],C[7],C[8],C[9],C[5],C[10],C[11],C[12],C[13],C[14] );
19
20
     endmodule
21
```

# Appendix F: Decoder & FSM

```
module fourtosixteen
 2
    3
         input [0:3] S,
 4
         output reg [0:15] Y
 5
 6
 7
         always @ (S)
 8
    case({S})
 9
            4'b0000: Y = 16'b100000000000000; //LDA
10
            4'b0001: Y = 16'b010000000000000; //STA
            4'b0010: Y = 16'b001000000000000; //ADD
11
            4'b0011: Y = 16'b000100000000000; //SUB - NOT USED
12
            4'b0100: Y = 16'b000010000000000; //XOR - NOT USED
13
14
            4'b0110: Y = 16'b0000010000000000; //INC
15
            4'b0111: Y = 16'b0000001000000000; //CLR
16
            4'b1000: Y = 16'b0000000100000000; //JMP
17
            4'b1100: Y = 16'b0000000010000000; //JPN - NOT USED
18
            4'b1001: Y = 16'b0000000001000000; //JPZ - NOT USED
19
            4'b1111: Y = 16'b000000000000000; //HLT - NOT USED
20
            default: Y = 16'b000000000000000; //Defaults to all 0s
21
         endcase
22
      endmodule
23
```

```
module triscFSM
                                           input SysClock, StartStop, LDA, STA, ADD, SUB, XOR, INC, CLR, JMP, JPZ, JPN, HLT,
                                          output reg C0,C1,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14
                                                eg [4:0] state, nextstate;
                                          parameter A=5'b00000,B=5'b00001,C=5'b00010,D=5'b00011,E=5'b00100,F=5'b00101,G=5'b00110,H=5'b0111,I=5'b01000,J=5'b01001,K=5'b01011,D=5'b01001,N=5'b01101,D=5'b01101,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=5'b01011,D=
                                         always @ (negedge SysClock,negedge StartStop)
if (StartStop==1'b0) state <= A; else state <= nextstate;</pre>
11
12
13
14
15
16
17
18
19
20
21
22
                                          always @ (state, INC, CLR, JMP, LDA, STA, ADD)
                                                                ise (state)
A: begin (CO,Cl,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14) = 14'b100000000000000; nextstate = B; end //INITIALIZE
B: begin (CO,Cl,C2,C3,C4,C7,C6,C9,C5,C10,C11,C12,C13,C14) = 14'b00010000000000; nextstate = C; end //FETCH
C: begin (CO,Cl,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14) = 14'b00011000000000; nextstate = D; end //FETCH
D: begin (CO,Cl,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14) = 14'b00011000000000; nextstate = E; end //FETCH
E: begin (CO,Cl,C2,C3,C4,C7,C6,C9,C5,C10,C11,C12,C13,C14) = 14'b000110100000000; nextstate = E; end //FETCH
E: begin (CD,C1,C2,C3,C4,C7,C6,C9,C5,C10,C11,C12,C13,C14) = 14'b000110100000000; //DECODE

if (INC)nextstate = F;
    else if (IMP) nextstate = B;
    else if (IDA) nextstate = H;
        else if (IDA) nextstate = B;
        else if (STA) nextstate = B;
        else if (ADD) nextstate = P;
end
                  23
24
25
26
27
28
                                                                 29
30
31
 32
33
34
 35
36
37
                                                                    Q: begin {CO,Cl,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14} = 14'b00001000000000; nextstate = R; end //ADD R: begin {CO,Cl,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14} = 14'b00001000000000; nextstate = S; end //ADD S: begin {CO,Cl,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14} = 14'b0000000010000; nextstate = T; end //ADD T: begin {CO,Cl,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14} = 14'b000000001101; nextstate = B; end //ADD
  38
                                                                       //U: begin (CO,Cl,C2,C3,C4,C7,C8,C9,C5,C10,C11,C12,C13,C14) = 14'b0000000000101; nextstate = B; end //ADD
```

## **Appendix G: Pin Assignments**

То	Assignment Name	Value	Enabled
MAR[0]	Location	PIN F18	Yes
MAR[1]	Location	PIN E20	Yes
MAR[2]	Location	PIN E19	Yes
MAR[3]	Location	PIN J18	Yes
MAR[4]	Location	PIN H19	Yes
MAR[5]	Location	PIN F19	Yes
DataIn[1]	Location	PIN C11	Yes
DataIn[2]	Location	PIN D12	Yes
DataIn[3]	Location	PIN C12	Yes
DataIn[4]	Location	PIN A12	Yes
DataIn[5]	Location	PIN B12	Yes
DataIn[6]	Location	PIN A13	Yes
DataIn[7]	Location	PIN A14	Yes
DataIn[0]	Location	PIN C10	Yes
C[0]	Location	PIN AB7	Yes
C[1]	Location	PIN AB8	Yes
C[2]	Location	PIN AB9	Yes
C[3]	Location	PIN Y10	Yes
C[4]	Location	PIN AA11	Yes
C[5]	Location	PIN AA12	Yes
C[7]	Location	PIN AB17	Yes
C[8]	Location	PIN AA17	Yes
C[9]	Location	PIN AB19	Yes
C[10]	Location	PIN AA19	Yes
C[11]	Location	PIN_E14	Yes
C[12]	Location	PIN D14	Yes
C[13]	Location	PIN A11	Yes
C[14]	Location	PIN B11	Yes
RW	Location	PIN AB20	Yes
Reset	Location	PIN B8	Yes
SysClock	Location	PIN A7	Yes
ClearAddGen	Location	PIN AB6	Yes
ClockIn	Location	PIN AB5	Yes
Mode	Location	PIN F15	Yes
MDlout[0]	Location	PIN C14	Yes
MDlout[1]	Location	PIN E15	Yes
MDlout[2]	Location	PIN C15	Yes
MDlout[3]	Location	PIN C16	Yes
MDlout[4]	Location	PIN E16	Yes
MDlout[5]	Location	PIN_D17	Yes
MDlout[6]	Location	PIN C17	Yes
MDlout[8]	Location	PIN C18	Yes
MDlout[9]	Location	PIN D18	Yes
MDlout[10]	Location	PIN E18	Yes
MDlout[11]	Location	PIN B16	Yes

MDlout[12]	Location	PIN_A17	Yes
MDlout[13]	Location	PIN_A18	Yes
MDlout[14]	Location	PIN_B17	Yes
MDOout[8]	Location	PIN_F21	Yes
MDOout[9]	Location	PIN_E22	Yes
MDOout[10]	Location	PIN_E21	Yes
MDOout[11]	Location	PIN_C19	Yes
MDOout[12]	Location	PIN_C20	Yes
MDOout[14]	Location	PIN_E17	Yes
MDOout[13]	Location	PIN_D19	Yes
MDOout[0]	Location	PIN_B20	Yes
MDOout[1]	Location	PIN_A20	Yes
MDOout[2]	Location	PIN_B19	Yes
MDOout[3]	Location	PIN_A21	Yes
MDOout[4]	Location	PIN_B21	Yes
MDOout[5]	Location	PIN_C22	Yes
MDOout[6]	Location	PIN_B22	Yes
PC[0]	Location	PIN_J20	Yes
PC[1]	Location	PIN_K20	Yes
PC[2]	Location	PIN_L18	Yes
PC[3]	Location	PIN_N18	Yes
PC[4]	Location	PIN_M20	Yes
PC[5]	Location	PIN_N19	Yes
PC[6]	Location	PIN_N20	Yes
MAR[6]	Location	PIN_F20	Yes
MDO[5]	Location	PIN_A9	Yes
MDO[6]	Location	PIN_A10	Yes
MDO[7]	Location	PIN_B10	Yes
MDO[4]	Location	PIN_A8	Yes

```
1 2
               module triscCPU
         日(
                     input Reset, SysClock, Mode, ClockIn, ClearAddGen, RW, //Mode = SW9, ClockIn = Key2, ClearAddGen = Key3, RW = Key5
input [7:0] DataIn, //DataIn = (SW7,SW6,SW5,SW4,SW3,SW2,SW1,SW0)
  6
7
                     output [14:0] MDIout, MDOout,
output [6:0] PC, MAR
  8
10
11
12
               );
 14
                     wire [3:0] AddIn, AddGen, AddBus, IRin, ACCbits, Buffer, ALUbits;
wire RAMin, RAMwrite, toggle;
15
 16
17
18
                     wire [7:0] RAMdata, RAMadd, MDO, MDI;
                     assign RAMadd = C[3] == 1'b0 ? MDO[3:0] : AddBus ;
assign AddIn = Mode == 1'b0 ? RAMadd : AddGen;
assign RAMin = Mode == 1'b0 ? SycIock*C[4] : ClockIn;
assign RAMdata = Mode == 1'b0 ? MDI : DataIn;
assign RAMwrite = Mode == 1'b0 ? C[5] : ~RW;
 20
22
23
24
25
              IR InstructionRegester
          ⊟ (
 27
 28
                      .D(MDO[7:4]) , // input [N-1:0] D_sig
                      CLK(~C[7]) , // input CLK_sig

CLR(Reset) , // input CLR_sig

Q[IRin) // output [N-1:0] Q_sig
29
30
 31
               );
 32
 33
 34
              triscPCU PCU
          ⊟(
                     .SysClock(~SysClock) , // input SysClock_sig
.SysReset(Reset) , // input SysReset_sig
.Switch(IRin) , // input [0:3] Switch_sig
.C(C) // output [0:14] C_sig
 36
 37
 38
 39
 40
 41
              nbitbinary ProgramCounter
 43
44
          ⊟ (
                    .COUNT(~C[2]), // input COUNT_sig
.CLEAR(~C[0]), // input CLEAR_sig
.LOAD(~C[1]), // input LOAD_sig
.in(MDO[3:0]), // input [N-1:0] in_sig
.y(AddBus) // output [N-1:0] y_sig
 45
46
 47
48
49
               );
50
51
              acc Accumulator
 52
          ⊟(
 53
                    .clear(~C[8]) , // input clear_sig  
.load(~C[11]) , // input load_sig  
.inc(~C[9]) , // input inc_sig  
.AB(C[10]) , // input AB_sig  
.A(MDO[3:0]) , // input [N-1:0] A_sig  
.B(Buffer) , // input [N-1:0] B_sig  
.Z(MDI[3:0]) // output [N-1:0] Z_sig
54
55
57
58
59
60
 61
62
              IR BufferRegester
 64
          ⊟(
                     .D(ALUbits) , // input [N-1:0] D_sig  
.CLK(~C[14]) , // input CLK sig  
.CLR(Reset) , // input CLR_sig  
.Q(Buffer) // output [N-1:0] Q_sig
 65
 66
 67
 68
69
             ):
70
71
72
              alu ArithmeticLogicUnit
          ⊟(
                     .A(MDI[3:0]) , // input [3:0] A_sigA
.B(MDO[3:0]) , // input [3:0] B_sig
.S({C[13],C[12]}) , // input [1:0] S_sig
.R(ALUbits) // output [3:0] R_sig
 73
74
75
76
77
78
79
               );
             binary2seven (AddBus, PC); // PC (HEX5)
binary2seven (AddIn, MAR); // MAR (HEX4)??
 80
             binary2seven (MDC[3:4], MDOout[4:8]); // MDOut (HEX3)
binary2seven (MDC[3:0], MDOout[6:0]); // MDOut (HEX2)
binary2seven (RAMdata[7:4], MDIout[4:8]); // MDOIn (HEX0)
binary2seven (RAMdata[3:0], MDIout[6:0]); // MDOIn (HEX0)
 82
 83
 85
 87
 89
```

```
90
 91
         OnOffToggle DivideX2
 92
 93
              .OnOff(ClockIn) , // input OnOff_sig
             .IN(1'bl) , // input IN_sig
.OUT(toggle) // output OUT_sig
 94
 95
 96
         );
 97
 98
 99
        BinUp AddressGen
100
       □(
              .inc(toggle) , // input inc_sig
.clear(ClearAddGen) , // input clear_sig
101
102
             .load(1'b1), // input load_sig
.D(4'b0), // input [N-1:0] D_sig
.Q(AddGen) // output [N-1:0] Q_sig
103
104
105
106
         );
107
108
109
        triscRAM RAM
110
       □(
             .address ( AddIn ), .clock ( ~RAMin ),
111
112
113
             .data ( RAMdata ),
114
             .wren ( RAMwrite ),
115
             .q ( MDO )
116
117
118
119
         endmodule
120
```

# Appendix I:

