

### Module 2 – Part 5

# Introduction to Verilog



# Hardware Description Languages


- We have studied two languages:
  - System Verilog
  - o VHDL
- Verilog is older than VHDL:
  - Similar to Pascal and C
  - Delays is the only interaction with Simulator
  - Fairly Efficient and easy to write
  - IEEE Standard
- Li MIPS Architecture is written in Verilog




### **Tutorial Plan**




- Structural Models
- Combinational Behavior Models
- Syntax
- Examples
- Testbench





## Design Methodology



Verification: Design

Behave as Required?

Functional: I/O Behavior

Register-Level (Architectural)

Logic-Level (Gates)

Transistor-Level (Electrical)

Timing: Waveform Behavior

Generation: Map Specification to Implementation



# Verilog

- Supports structural and behavioral descriptions
- Structural
  - Explicit structure of the circuit
  - How a module is composed as an interconnection of more primitive modules/components
  - E.g., each logic gate instantiated and connected to others
- Behavioral
  - Program describes input/output behavior of circuit
  - Many structural implementations could have same behavior
  - E.g., different implementations of one Boolean function



- the module describes a component in the circuit
- Two ways to describe:
  - Structural Verilog
    - List of components and how they are connected
    - Just like schematics, but using text
    - Hard to write, hard to decode
    - Useful if you don't have integrated design tools
  - Behavioral Verilog
    - Describe what a component does, not how it does it
    - Synthesized into a circuit that has this behavior



### Structural Model

- Composition of primitive gates to form more complex module
- Note use of wire declaration!

```
module xor_gate (out, a, b);
  input a, b;
  output out;
  wire abar, bbar, t1, t2;

inverter invA (abar, a);
  inverter invB (bbar, b);
  and_gate and1 (t1, a, bbar);
  and_gate and2 (t2, b, abar);
  or_gate or1 (out, t1, t2);
```

By default, identifiers are wires

endmodule

### Structural Model

Example of full-adder

```
module full addr (A, B, Cin, S, Cout);
 input A, B, Cin;
 output S, Cout;
                                      Behavior
 assign \{Cout, S\} = A + B + Cin;
endmodule
module adder4 (A, B, Cin, S, Cout);
 input [3:0] A, B;
 input Cin;
 output [3:0] S;
                                     Structural
 output Cout;
 wire C1, C2, C3;
  full addr fa0 (A[0], B[0], Cin, S[0], C1);
  full addr fa1 (A[1], B[1], C1, S[1], C2);
  full addr fa2 (A[2], B[2], C2, S[2], C3);
  full addr fa3 (A[3], B[3], C3, S[3], Cout);
endmodule
```



# Simple Behavioral Model

- Combinational logic
  - Describe output as a function of inputs
  - Note use of assign keyword: continuous assignment

```
module and_gate (out, in1, in2);
input in1, in2;
output out;

assign out = in1 & in2;

endmodule
Output port of a primitive must be first in the list of ports

Restriction does not apply to modules
```

# Verilog Data Types and Values

- Bits value on a wire
  - o 0, 1
  - x don't care/don't know
  - o **z** undriven, tri-state
- Vectors of bits
  - A[3:0] vector of 4 bits: A[3], A[2], A[1], A[0]
  - Treated as an unsigned integer value

```
o e.g., A < 0 ??
```

Concatenating bits/vectors into a vector

```
o e.g., sign extend
```

```
\circ B[7:0] = {A[3], A[3], A[3], A[3], A[3:0]};
```

$$\circ$$
 B[7:0] = {4{A[3]}, A[3:0]};

o Style: Use a[7:0] = b[7:0] + c;
Not: a = b + c; // need to look at declaration



# Verilog Numbers

- 14 ordinary decimal number
- -14 2's complement representation
- 12'b0000\_0100\_0110 binary number with 12 bits (\_ is ignored)
- 12'h046 hexadecimal number with 12 bits
- Verilog values are unsigned
  - $\circ$  e.g., C[4:0] = A[3:0] + B[3:0];
  - if A = 0110 (6) and B = 1010(-6)C = 10000 not 00000
    - i.e., B is zero-padded, not sign-extended




### Four-valued Data

- Verilog's nets and registers hold four-valued data
- 0, 1
  - Obvious
- Z
  - Output of an undriven tri-state driver
  - Models case where nothing is setting a wire's value
- X
  - Models when the simulator can't decide the value
  - Initial state of registers
  - When a wire is being driven to 0 and 1 simultaneously
  - Output of a gate with Z inputs



### Four-valued Logic

Logical operators work on three-valued logic



# Verilog Operators

Verilog Operator	Name	Functional Group
0	bit-select or part-select	
()	parenthesis	
! ~ &   ~& ~  ^ or ^~	logical negation negation reduction AND reduction OR reduction NAND reduction NOR reduction XOR reduction XNOR	Logical Bit-wise Reduction Reduction Reduction Reduction Reduction Reduction
+ -	unary (sign) plus unary (sign) minus	Arithmetic Arithmetic
{}	concatenation	Concatenation
{{ }}	replication	Replication
* / %	multiply divide modulus	Arithmetic Arithmetic Arithmetic
+	binary plus binary minus	Arithmetic Arithmetic
<< >>	shift left shift right	Shift Shift

greater than	Relational
	Relational
	Relational
less than or equal to	Relational
logical equality	Equality
logical inequality	Equality
case equality	Equality
` '	Equality
case medoamy	Equality
bit-wise AND	Bit-wise
bit-wise XOR	Bit-wise
bit-wise XNOR	Bit-wise
bit-wise OR	Bit-wise
logical AND	Logical
logical OR	Logical
conditional	Conditional
	greater than or equal to less than less than or equal to logical equality logical inequality  case equality case inequality  bit-wise AND  bit-wise XOR bit-wise XNOR  bit-wise OR  logical AND  logical OR



- wire
  - Variable used simply to connect components together
- reg
  - Variable that saves a value as part of a behavioral description
  - Usually corresponds to a wire in the circuit
  - Is NOT necessarily a register in the circuit
- The Rule:
  - Declare a variable as a reg if it is the target of a concurrent (nonblocking) assignment statement
    - On't confuse reg assignments with the combinational continuous assign statement!
    - o Reg should only be used with always blocks (sequential logic, to be presented ...)
    - o Confusing isn't it?

# Wire Elements

- Wire elements are used to connect input and output ports of a module instantiation together with some other element in your design.
- Wire elements are used as inputs and outputs within an actual module declaration.
- Wire elements must be driven by something, and cannot store a value without being driven.
- Wire elements cannot be used as the left-hand side of an = or <= sign in an always@ block.</li>
- Wire elements are the only legal type on the left-hand side of an Assign statement.
- Wire elements are a stateless way of connecting two pieces in a Verilog-based design.
- Wire elements can only be used to model combinational logic

# Register Elements

- Reg Elements can be connected to the input port of a module instantiation.
- Reg Elements cannot be connected to the output port of a module instantiation.
- Reg Elements can be used as Outputs within an actual module declaration.
- Reg Elements cannot be used as inputs within an actual module declaration.
- Reg is the only legal type on the left-hand side of an always@ Block = Or <= sign.</li>
- Reg is the only legal type on the left-hand side of an Initial Block = sign (used in Test Benches).
- Reg cannot be used on the left-hand side of an Assign statement.
- Reg can be used to create registers when used in conjunction with always@(Posedge Clock) blocks.
- Reg can, therefore, be used to create both combinational and sequential logic.



# Verilog Module

- Corresponds to a circuit component
  - "Parameter list" is the list of external connections, aka "ports"
  - Ports are declared "input", "output" or "inout"
    - o inout ports used on tri-state buses
  - Port declarations imply that the variables are wires

# Verilog Continuous Assignment

- Assignment is continuously evaluated
- assign corresponds to a connection or a simple component with the described function
- Target is NEVER a reg variable

  use of Boolean operators
  (~ for bit-wise, ! for logical negation)

  assign B[3:0] = 4'b01XX;

  bits can take on four values
  (0, 1, X, Z)

  variables can be n-bits wide
  (MSB:LSB)

  assign #3 {Cout, S[3:0]} = A[3:0] + B[3:0] + Cin;

  use of arithmetic operator

  multiple assignment (concatenation)

delay of performing computation, only used by simulator, not synthesis



### Comparator Example

```
module Compare1 (A, B, Equal, Alarger, Blarger);
input A, B;
output Equal, Alarger, Blarger;

assign Equal = (A & B) | (~A & ~B);
assign Alarger = (A & ~B);
assign Blarger = (~A & B);
endmodule
```

### Comparator Example

```
// Make a 4-bit comparator from 4 x 1-bit comparators
module Compare4 (A4, B4, Equal, Alarger, Blarger);
  input [3:0] A4, B4;
  output Equal, Alarger, Blarger;
  wire e0, e1, e2, e3, A10, A11, A12, A13, B10, B11, B12, B13;
  Compare1 cp0(A4[0], B4[0], e0, A10, B10);
  Compare1 cp1(A4[1], B4[1], e1, Al1, Bl1);
  Compare1 cp2(A4[2], B4[2], e2, A12, B12);
  Compare1 cp3(A4[3], B4[3], e3, A13, B13);
  assign Equal = (e0 \& e1 \& e2 \& e3);
  assign Alarger = (Al3 | (Al2 & e3) |
                   (Al1 & e3 & e2) |
                    (Al0 & e3 & e2 & e1));
  assign Blarger = (~Alarger & ~Equal);
endmodule
```



### Simple Behavioral Model: the always block

- always **block** 
  - Always waiting for a change to a trigger signal
  - Then executes the body

```
module and_gate (out, in1, in2);
  input in1, in2;
  output out;
  reg out;

always @(in1 or in2) begin
   out = in1 & in2;
  end
endmodule
```

Not a real register!!
A Verilog register
Needed because of
assignment in always
block

Specifies when block is executed I.e., triggered by which signals



### always Block

- Procedure that describes the function of a circuit
  - o Can contain many statements including if, for, while, case
  - Statements in the always block are executed sequentially
    - (Continuous assignments <= are executed in parallel)</li>
  - Entire block is executed at once
  - Final result describes the function of the circuit for current set of inputs
    - o intermediate assignments don't matter, only the final result
- begin/end used to group statements



# "Complete" Assignments

- If an always block executes, and a variable is not assigned
  - Variable keeps its old value (think implicit state!)
  - NOT combinational logic ⇒ latch is inserted (implied memory)
  - This is usually *not* what you want: dangerous for the novice!
- Any variable assigned in an always block should be assigned for any (and every!) execution of the block



## Incomplete Triggers

- Leaving out an input trigger usually results in a sequential circuit
- Example: Output of this "and" gate depends on the input history

```
module and_gate (out, in1, in2);
  input in1, in2;
  output out;
  reg out;

always @(in1) begin
   out = in1 & in2;
  end
```

endmodule



### Verilog if

Same as C if statement

```
// Simple 4:1 mux
module mux4 (sel, A, B, C, D, Y);
input [1:0] sel;
// 2-bit control signal
input A, B, C, D;
output Y;
reg Y;
// target of assignment
always @(sel or A or B or C or D)
   if (sel == 2'b00) Y = A;
   else if (sel == 2'b01) Y = B;
   else if (sel == 2'b10) Y = C;
   else if (sel == 2'b11) Y = D;
```

endmodule

Another way

```
// Simple 4:1 mux
module mux4 (sel, A, B, C, D, Y);
input [1:0] sel;
// 2-bit control signal
input A, B, C, D;
output Y;
req Y;
// target of assignment
 always @(sel or A or B or C or D)
    if (sel[0] == 0)
      if (sel[1] == 0) Y = A;
      else
                       Y = B;
    else
      if (sel[1] == 0) Y = C;
      else
                        Y = D;
endmodule
```



### Verilog case

- Sequential execution of cases
  - Only first case that matches is executed (implicit break)
  - Default case can be used

```
// Simple 4-1 mux
module mux4 (sel, A, B, C, D, Y);
input [1:0] sel; // 2-bit control signal
input A, B, C, D;
output Y;
reg Y; // target of assignment
  always @(sel or A or B or C or D)
    case (sel)
      2'b00: Y = A;
      2'b01: Y = B;
                                          Conditions tested in
      2'b10: Y = C;
                                          top to bottom order
      2'b11: Y = D;
    endcase
endmodule
```

### Verilog case

• Note:

```
case (case_expression)
  case_item1 : case_item_statement1;
  case_item2 : case_item_statement2;
  case_item3 : case_item_statement3;
  case_item4 : case_item_statement4;
  default : case_item_statement5;
endcase
```

• ... is the same as ...

```
if (case expression == case_item1)
  case item_statement1;
else if (case expression == case_item2)
  case_item_statement2;
else if (case expression == case_item3)
  case_item_statement3;
else if (case expression == case_item4)
  case_item_statement4;
else case_item_statement5;
```



### Verilog case

- Without the default case, this example would create a latch for Y
- Assigning X to a variable means synthesis is free to assign any value

```
// Simple binary encoder (input is 1-hot)
module encode (A, Y);
input [7:0] A; // 8-bit input vector
output [2:0] Y; // 3-bit encoded output
reg [2:0] Y;
                     // target of assignment
 always @(A)
   case (A)
     8'b00000001: Y = 0;
     8'b0000010: Y = 1;
     8'b00000100: Y = 2;
     8'b00001000: Y = 3:
     8'b00010000: Y = 4;
     8'b00100000: Y = 5;
     8'b01000000: Y = 6;
     8'b10000000: Y = 7;
     default: Y = 3'bXXX; // Don't care when input is not 1-hot
   endcase
endmodule
```

### Verilog case (cont)

- Cases are executed sequentially
  - Following implements a priority encoder

```
// Priority encoder
module encode (A, Y);
input [7:0] A; // 8-bit input vector
output [2:0] Y; // 3-bit encoded output
      [2:0] Y; // target of assignment
req
 always @(A)
   case (1'b1)
     A[0]: Y = 0;
     A[1]: Y = 1;
     A[2]: Y = 2;
     A[3]: Y = 3;
     A[4]: Y = 4;
     A[5]: Y = 5;
     A[6]: Y = 6;
     A[7]: Y = 7;
     default: Y = 3'bXXX; // Don't care when input is all 0's
   endcase
endmodule
```



### Parallel Case

- A priority encoder is more expensive than a simple encoder
  - o If we know the input is 1-hot, we can tell the synthesis tools
- o "parallel-case" pragma says the order of cases does not matter // simple encoder module encode (A, Y); input [7:0] A; // 8-bit input vector output [2:0] Y; // 3-bit encoded output req [2:0] Y; // target of assignment always @(A) case (1'b1) // synthesis parallel-case A[0]: Y = 0;A[1]: Y = 1;A[2]: Y = 2;A[3]: Y = 3;A[4]: Y = 4;A[5]: Y = 5;A[6]: Y = 6;A[7]: Y = 7;default: Y = 3'bX; // Don't care when input is all 0's endcase endmodule

# Verilog casex

- Like case, but cases can include 'X'
  - X bits not used when evaluating the cases
  - In other words, you don't care about those bits!

```
// Priority encoder
module encode (A, valid, Y);
input [7:0] A; // 8-bit input vector
output [2:0] Y; // 3-bit encoded output
output valid;
                    // Asserted when an input is
not all 0's
       [2:0] Y; // target of assignment
req
       valid:
req
  always @(A) begin
    valid = 1;
    casex (A)
      8'bxxxxxxx1: Y = 0;
      8'bxxxxxx10: Y = 1:
      8'bxxxxx100: Y = 2;
      8'bxxxx1000: Y = 3;
      8'bxxx10000: Y = 4:
      8'bxx100000: Y = 5;
      8'bx1000000: Y = 6:
      8'b10000000: Y = 7:
      default: begin
         valid = 0;
        Y = 3'bX; // Don't care when input is all
0's
      end
    endcase
  end
endmodule
```



### Verilog for

- for is similar to C
- for statement is executed at compile time (like macro expansion)
  - Result is all that matters, not how result is calculated

```
Use in testbenches only!
 // simple encoder
 module encode (A, Y);
 input [7:0] A; // 8-bit input vector
 output [2:0] Y; // 3-bit encoded output
 reg [2:0] Y; // target of assignment
 integer i;  // Temporary variables for program only
 req [7:0] test;
   always @(A) begin
     test = 8b'00000001;
     Y = 3'bX;
     for (i = 0; i < 8; i = i + 1) begin
        if (A == test) Y = i;
        test = test << 1;
     end
   end
 endmodule
```



## Verilog while/repeat/forever

- while (expression) statement
  - Execute statement while expression is true
- repeat (expression) statement
  - Execute statement a fixed number of times
- forever statement
  - Execute statement forever




- // synthesis parallel\_case
  - Tells compiler that ordering of cases is not important
  - That is, cases do not overlap
    - o e. g., state machine can't be in multiple states
  - Gives cheaper implementation
- // synthesis full\_case
  - Tells compiler that cases left out can be treated as don't cares
  - Avoids incomplete specification and resulting latches



# Simulating Verilog

## How Are Simulators Used?

- Testbench generates stimulus and checks response
- Coupled to model of the system
- Pair is run simultaneously



# Writing Testbenches

```
Inputs to device under test
module test;
                                                 Device under test
reg a, b, sel;
mux m(y, a, b, sel);
                                     $monitor is a built-in event
                                     driven "printf"
initial begin
 $monitor($time,, "a = %b b=%b sel=%b y=%b",
             a, b, sel, y);
 a = 0; b = 0; sel = 0;
                                         Stimulus generated by
 #10 a = 1;
                                         sequence of assignments
 #10 \text{ sel} = 1;
                                         and delays
 #10 b = 1;
end
```



- Scheduled using an event queue
- Non-preemptive, no priorities
- A process must explicitly request a context switch
- Events at a particular time unordered
- Scheduler runs each event at the current time, possibly scheduling more as a result

# \A

## Two Types of Events

- Evaluation events compute functions of inputs
- Update events change outputs
- Split necessary for delays, nonblocking assignments, etc.

Update event writes — a <= b + c
new value of a and
schedules any
evaluation events that
are sensitive to a
change on a

Evaluation event reads values of b and c, adds them, and schedules an update event



- Concurrent processes (initial, always) run until they stop at one of the following
- #42
  - Schedule process to resume 42 time units from now
- wait(cf & of)
  - Resume when expression "cf & of" becomes true
- @(a or b or y)
  - Resume when a, b, or y changes
- @(posedge clk)
  - Resume when clk changes from 0 to 1



- Infinite loops are possible and the simulator does not check for them
- This runs forever: no context switch allowed, so ready can never change

```
while (~ready) count = count + 1;
```

• Instead, use

```
wait(ready);
```



Race conditions abound in Verilog

 These can execute in either order: final value of a undefined:

always @(posedge clk) a = 0; always @(posedge clk) a = 1;



- Semantics of the language closely tied to simulator implementation
- Context switching behavior convenient for simulation, not always best way to model
- Undefined execution order convenient for implementing event queue



# Testbenches (ModelSim)


#### Full Adder (1-bit)

```
module full adder (a, b, cin,
                  sum. cout):
  input a, b, cin;
  output sum, cout:
         sum, cout;
  always @(a or b or cin)
   begin
     sum = a ^ b ^ cin:
     cout = (a \& b) | (a \& cin) | (b \& cin);
   end
Endmodule
```

#### Full Adder (4-bit)

```
module full adder 4bit (a, b, cin, sum,
cout):
 input[3:0] a, b;
 input
             cin:
 output [3:0] sum;
 output
              cout:
 wire
             c1, c2, c3;
 // instantiate 1-bit adders
 full_adder FA0(a[0],b[0], cin, sum[0], c1);
 full_adder FA1(a[1],b[1], c1, sum[1], c2);
 full_adder FA2(a[2],b[2], c2, sum[2], c3);
 full_adder FA3(a[3],b[3], c3, sum[3], cout);
endmodule
```

#### ModelSim Simulation




#### Testbench

```
module test adder;
 reg [3:0] a, b;
 reg
            cin:
 wire [3:0] sum;
 wire
           cout:
 full_adder_4bit dut(a, b, cin,
                    sum. cout):
initial
   begin
     a = 4'b00000:
     b = 4'b00000;
     cin = 1'b0:
     #50:
     a = 4'b0101:
     b = 4'b1010:
    // sum = 1111, cout = 0
    #50:
     a = 4'b1111:
     b = 4'b0001:
    // sum = 0000, cout = 1
#50:
     a = 4'b00000;
     b = 4'b1111:
    cin = 1'b1:
    // sum = 0000, cout = 1
    #50:
     a = 4'b0110:
     b = 4'b0001:
    // sum = 1000, cout = 0
  end // initial begin
endmodule // test adder
```

# Vivado

- The exact same code from modelsim was used in Vivado 2016.2
- The elaboration of the code produced the following schematic



## **Testbench Vivado**

