

### Module 2

# Hardware Description Languages Part 3 SystemVerilog

Material supplied by Dr. Sarah Harris, taken from Digital Design and Computer Architecture 2<sup>nd</sup> Edition, 2012.



### Hardware Description Languages



- Introduction
- Combinational Logic
- Structural Modeling
- Sequential Logic
- More Combinational Logic
- Finite State Machines
- Parameterized Modules
- Testbenches



### Introduction

- Hardware description language (HDL):
  - specifies logic function only
  - Computer-aided design (CAD) tool produces or synthesizes the optimized gates
- Most commercial designs built using HDLs
- Three leading HDLs:
  - SystemVerilog
    - developed in 1984 by Gateway Design Automation
    - IEEE standard (1364) in 1995
    - Extended in 2005 (IEEE STD 1800-2009)
  - o VHDL 2008
    - Developed in 1981 by the Department of Defense
    - IEEE standard (1076) in 1987
    - Updated in 2008 (IEEE STD 1076-2008)
  - Verilog
    - Developed in 1983 (for a company)
    - o First IEEE Standard in 1995, upgraded in 2001 and then 2005.



### **HDL** to Gates

### Simulation

- Inputs applied to circuit
- Outputs checked for correctness
- Millions of dollars saved by debugging in simulation instead of hardware

### Synthesis

- Transforms HDL code into a *netlist* describing the hardware (i.e., a list of gates and the wires connecting them)

### • IMPORTANT:

• When using an HDL, think of the **hardware** the HDL should produce



### System Verilog Modules



### Two types of Modules:

- **Behavioral:** describe what a module does
- Structural: describe how it is built from simpler modules




### Behavioral SystemVerilog

### **SystemVerilog:**



### **HDL Simulation**

### **SystemVerilog:**






# **HDL Syntheis**

### **SystemVerilog:**

### **Synthesis:**





# SystemVerilog Syntax

- Case sensitive
  - o Example: reset and Reset are not the same signal.
- No names that start with numbers
  - o Example: 2mux is an invalid name
- Whitespace ignored
- Comments:



### Hardware Description Languages



- Introduction
- Combinational Logic
- Structural Modeling
- Sequential Logic
- More Combinational Logic
- Finite State Machines
- Parameterized Modules
- Testbenches



# Structural Modeling - Hierarchy

```
module and3(input logic a, b, c,
           output logic y);
  assign y = a \& b \& c;
endmodule
module inv(input logic a,
          output logic y);
  assign y = \sim a;
endmodule
module nand3(input logic a, b, c
            output logic y);
  logic n1;
                 // internal signal
  and3 andgate(a, b, c, n1); // instance of and3
  inv inverter(n1, y);  // instance of inverter
endmodule
```

### **Bitwise Operators**

```
module gates (input logic [3:0] a, b,
               output logic [3:0] y1, y2, y3, y4, y5);
   /* Five different two-input logic
       gates acting on 4 bit busses */
   assign y1 = a \& b; // AND
                                                            y3[3:0]
   assign y2 = a \mid b; // OR
   assign y3 = a ^ b; // XOR
                                                        [3:0] [3:0]
   assign y4 = \sim (a \& b); // NAND
                                                     y1[3:0]
   assign v5 = \sim (a \mid b); // NOR
                                                                 [3:0]
y1[3:0]
endmodule
                                                     y2[3:0]
                                                            y5[3:0]
                                                                 [3:0]
y2[3:0]
// single line comment
/*...*/ multiline comment
```



### Reduction Operators



# Conditional Assignment

: is also called a *ternary operator* because it operates on 3 inputs: s, d1, and d0.

### Internal Variables

```
module fulladder (input logic a, b, cin,
                  output logic s, cout);
  logic p, g; // internal nodes
  assign p = a ^ b;
  assign g = a \& b;
  assign s = p ^ cin;
  assign cout = g \mid (p \& cin);
endmodule
                                              S
                                   g
             cin
                                                      cout
                                             cout
                                un1_cout
```



### Precedence Order of operations

### Highest

| ~            | NOT              |  |  |  |
|--------------|------------------|--|--|--|
| *, /, %      | mult, div, mod   |  |  |  |
| +, -         | add, sub         |  |  |  |
| <<, >>       | shift            |  |  |  |
| <<<, >>>     | arithmetic shift |  |  |  |
| <, <=, >, >= | comparison       |  |  |  |
| ==, !=       | equal, not equal |  |  |  |
| & , ~ &      | AND, NAND        |  |  |  |
| ^, ~^        | XOR, XNOR        |  |  |  |
| , ~          | OR, NOR          |  |  |  |
| ?:           | ternary operator |  |  |  |

Lowest



### Numbers

### Format: N'Bvalue

N =number of bits, B =base

**N'B** is optional but recommended (default is decimal)

| Number         | # Bits  | Base        | Decimal<br>Equivalent | Stored    |
|----------------|---------|-------------|-----------------------|-----------|
| 3'b101         | 3       | binary      | 5                     | 101       |
| 'b11           | unsized | binary      | 3                     | 000011    |
| 8 <b>'</b> b11 | 8       | binary      | 3                     | 00000011  |
| 8'b1010_1011   | 8       | binary      | 171                   | 10101011  |
| 3'd6           | 3       | decimal     | 6                     | 110       |
| 6'042          | 6       | octal       | 34                    | 100010    |
| 8'hAB          | 8       | hexadecimal | 171                   | 10101011  |
| 42             | Unsized | decimal     | 42                    | 000101010 |



### Bit Manipulations: Example 1

```
assign y = {a[2:1], {3{b[0]}}, a[0], 6'b100_010};

// if y is a 12-bit signal, the above statement produces:
y = a[2] a[1] b[0] b[0] b[0] a[0] 1 0 0 0 1 0

// underscores (_) are used for formatting only to make it easier to read. SystemVerilog ignores them.
```

# Bit Manipulations: Example 2


### SystemVerilog:

```
module mux2 8(input logic [7:0] d0, d1,
                 input logic
                 output logic [7:0] y);
  mux2 lsbmux(d0[3:0], d1[3:0], s, y[3:0]);
  mux2 msbmux(d0[7:4], d1[7:4], s, y[7:4]);
endmodule
                                   mux2
                                            [3:0] [7:0] y[7:0]
                                d0[3:0]
                                      y[3:0] -
                d0[7:0]
                                d1[3:0]
                d1[7:0]
                                   Isbmux
                                    mux2
                                 d0[3:0]
                                      y[3:0]
                                 d1[3:0]
                                  msbmux
```



### Z: Floating Output


### **SystemVerilog:**






# Delays

### endmodule



# Delays





### Hardware Description Languages



- Combinational Logic
- Structural Modeling
- Sequential Logic
- More Combinational Logic
- Finite State Machines
- Parameterized Modules
- Testbenches





### Sequential Logic

- SystemVerilog uses **Idioms** to describe latches, flip-flops and FSMs
- Other coding styles may simulate correctly but produce incorrect hardware



### **Always Statement**

### **General Structure:**

```
always @(sensitivity list)
  statement;
```

Whenever the event in sensitivity list occurs, statement is executed




### D Flip-Flop



### Resettable D Flip-Flop

endmodule



# in Class


```
Resettable D Flip-Flop
```

```
module flopr(input logic clk, input logic reset, input logic [3:0] d, output logic [3:0] q);
```

### // asynchronous reset

```
always_ff @(posedge clk, posedge reset)
  if (reset) q <= 4'b0;
  else          q <= d;</pre>
```

endmodule




### D Flip-Flop with Enable

```
module flopren(input
                       logic
                                   clk,
                input logic
                                   reset,
                input logic en,
                input logic [3:0] d,
                output logic [3:0] q);
  // asynchronous reset and enable
  always ff @(posedge clk, posedge reset)
    if
            (reset) q <= 4'b0;
    else if (en) q <= d;
Endmodule
                      clk
                            [3:0]
                                  [3:0]
                                                 [3:0] [3:0]
                                      D[3:0]
                    d[3:0]
                                            Q[3:0]
                                                        q[3:0]
                                      Ε
                      en
                                          R
                     reset
                                         q[3:0]
```



### Latch



**Warning**: We don't use latches in this text. But you might write code that inadvertently implies a latch. Check synthesized hardware – if it has latches in it, there's an error.



### Other Behavioral Statements

- Statements that must be inside always statements:
  - -if/else
  - case, casez



# Combinational Logic using always

This hardware could be described with assign statements using fewer lines of code, so it's better to use assign statements in this case.



# Combinational Logic using case

```
module sevenseg(input logic [3:0] data,
               output logic [6:0] segments);
  always comb
   case (data)
     //
                           abc defg
     0: segments =
                        7'b111 1110;
     1: segments =
                        7'b011 0000;
     2: segments =
                        7'b110 1101;
     3: segments =
                        7'b111 1001;
     4: segments =
                        7'b011 0011;
     5: segments =
                        7'b101 1011;
     6: segments =
                        7'b101 1111;
     7: segments =
                        7'b111 0000;
     8: segments =
                        7'b111 1111;
     9: segments =
                        7'b111 0011;
     default: segments = 7'b000 0000; // required
   endcase
endmodule
```



# Combinational Logic using case

- case statement implies combinational logic only if all possible input combinations described
- Remember to use **default** statement


# Combinational Logic using casez

```
module priority casez(input logic [3:0] a,
                       output logic [3:0] y);
  always comb
    casez(a)
      4'b1???: y = 4'b1000; // ? = don't care
                                                       y[3:0]
      4'b01??: y = 4'b0100;
      4'b001?: y = 4'b0010;
      4'b0001: y = 4'b0001;
                                            y23[0]
      default: y = 4'b0000;
   endcase
Endmodule
                                             y24[0]
```



### Hardware Description Languages

- Introduction
- Combinational Logic
- Structural Modeling
- Sequential Logic
- More Combinational Logic
- Finite State Machines
- Parameterized Modules
- Testbenches





### Blocking vs. Nonblocking Assignment

- <= is nonblocking assignment</p>
  - Occurs simultaneously with others
- = is **blocking** assignment
  - Occurs in order it appears in file

```
// Bad synchronizer using
// Good synchronizer using
// nonblocking assignments
                                                           // blocking assignments
                                                           module syncbad(input logic clk,
module syncgood(input logic clk,
                                                                     input logic d,
          input logic d,
                                                                     output logic q);
          output logic q);
                                                             logic n1;
 logic n1;
 always_ff @(posedge clk)
                                                             always ff @(posedge clk)
  begin
                                                             begin
   n1 <= d; // nonblocking
                                                               n1 = d; // blocking
                                                               q = n1; // blocking
   q <= n1; // nonblocking
                                                             end
  end
                                                                          clk
                                                           endmodule
endmodule
                                   n1
                                               q
```



# Rules for Signal Assignment

Synchronous sequential logic: use always\_ff @ (posedge clk) and nonblocking assignments (<=)</li>

```
always_ff @ (posedge clk)
q <= d; // nonblocking</pre>
```

• Simple combinational logic: use continuous assignments (assign...)


```
assign y = a \& b;
```

- More complicated combinational logic: use always\_comb and blocking assignments (=)
- Assign a signal in **only one** always statement or continuous assignment statement.



### Hardware Description Languages

- Introduction
- Combinational Logic
- Structural Modeling
- Sequential Logic
- More Combinational Logic
- Finite State Machines
- Parameterized Modules
- Testbenches






# Finite State Machines (FSMs)


### Three blocks:

- next state logic
- state register
- output logic





# FSM Example: Divide by 3



The double circle indicates the reset state

ep.jhu.edu

41



# FSM in SystemVerilog

```
module divideby3FSM (input logic clk,
            input logic reset,
            output logic q);
   typedef enum logic [1:0] {S0, S1, S2} statetype;
   statetype [1:0] state, nextstate;
 // state register
 always_ff @ (posedge clk, posedge reset)
   if (reset) state <= S0;
   else
           state <= nextstate:
 // next state logic
 always comb
   case (state)
           nextstate = S1;
     S0:
     S1:
           nextstate = S2:
     S2:
           nextstate = S0:
     default: nextstate = S0;
   endcase
 // output logic
 assign q = (state == S0);
endmodule
```



## Hardware Description Languages

- Introduction
- Combinational Logic
- Structural Modeling
- Sequential Logic
- More Combinational Logic
- Finite State Machines
- Parameterized Modules
- Testbenches



ep.jhu.edu

43



### Parameterized Modules

### 2:1 mux:

### Instance with 8-bit bus width (uses default):

```
mux2 mux1(d0, d1, s, out);
```

### **Instance with 12-bit bus width:**

```
mux2 # (12) low mux (d0, d1, s, out);
```



### Hardware Description Languages

- Introduction
- Combinational Logic
- Structural Modeling
- Sequential Logic
- More Combinational Logic
- Finite State Machines
- Parameterized Modules
- Testbenches





### **Testbenches**

- HDL that tests another module: device under test (dut)
- Not synthesizeable
- Types:
  - Simple
  - Self-checking
  - Self-checking with testvectors



### Testbench Example

 Write SystemVerilog code to implement the following function in hardware:

$$y = \overline{b}\overline{c} + a\overline{b}$$

Name the module sillyfunction



### Testbench Example

 Write SystemVerilog code to implement the following function in hardware:

$$y = \overline{b}\overline{c} + a\overline{b}$$

## Simple Testbench

```
module testbench1();
  logic a, b, c;
  logic y;
  // instantiate device under test
  sillyfunction dut(a, b, c, y);
  // apply inputs one at a time
  initial begin
    a = 0; b = 0; c = 0; #10;
    c = 1; #10;
    b = 1; c = 0; #10;
    c = 1; #10;
    a = 1; b = 0; c = 0; #10;
    c = 1; #10;
   b = 1; c = 0; #10;
    c = 1; #10;
  end
endmodule
```

# Self-checking Testbench

```
module testbench2();
  logic a, b, c;
  logic y;
  sillyfunction dut(a, b, c, y); // instantiate dut
  initial begin // apply inputs, check results one at a time
    a = 0; b = 0; c = 0; #10;
   if (y !== 1) $display("000 failed.");
    c = 1; #10;
   if (y !== 0) $display("001 failed.");
    b = 1; c = 0; #10;
    if (y !== 0) $display("010 failed.");
    c = 1; #10;
    if (y !== 0) $display("011 failed.");
    a = 1; b = 0; c = 0; #10;
    if (y !== 1) $display("100 failed.");
   c = 1; #10;
    if (y !== 1) $display("101 failed.");
   b = 1; c = 0; #10;
   if (y !== 0) $display("110 failed.");
    c = 1; #10;
   if (y !== 0) $display("111 failed.");
  end
endmodule
```




### Testbench with Testvectors

- Testvector file: inputs and expected outputs
- Testbench:
  - Generate clock for assigning inputs, reading outputs
  - 2. Read testvectors file into array
  - 3. Assign inputs, expected outputs
  - Compare outputs with expected outputs and report errors



### Testbench with Testvectors

- Testbench clock:
  - assign inputs (on rising edge)
  - compare outputs with expected outputs (on falling edge).



 Testbench clock also used as clock for synchronous sequential circuits



### **Testvectors File**

- File: example.tv
- contains vectors of abc\_yexpected

```
000 1
```

001 0

010 0

011 0

100 1

101 1

110 0

111\_0



### 1. Generate Clock



## 2. Read Testvectors into Array

```
// at start of test, load vectors and pulse reset
initial
  begin
    $readmemb("example.tv", testvectors);
  vectornum = 0; errors = 0;
  reset = 1; #27; reset = 0;
  end

// Note: $readmemb reads testvector files written in
// hexadecimal
```



### 3. Assign Inputs & Expected Outputs

```
// apply test vectors on rising edge of clk
always @(posedge clk)
  begin
  #1; {a, b, c, yexpected} = testvectors[vectornum];
  end
```



# 4. Compare with Expected Outputs

```
// check results on falling edge of clk
  always @ (negedge clk)
  if (~reset) begin // skip during reset
   if (y !== yexpected) begin
       $display("Error: inputs = %b", {a, b, c});
       $display(" outputs = %b (%b expected)",y,yexpected);
       errors = errors + 1;
    end

// Note: to print in hexadecimal, use %h. For example,
       $display("Error: inputs = %h", {a, b, c});
```

# 4. Compare with Expected Outputs



# Coming Up Next

- Part 4 VHDL
- Part 5 Verilog

ep.jhu.edu

59