











MSP432P401R, MSP432P401M

ZHCSET7D - MARCH 2015 - REVISED JUNE 2016

MSP432P401R、MSP432P401M 混合信号微控制器

器件概述

1.1 特性

- 内核
 - ARM®32 位 Cortex®-M4F CPU, 具有浮点单元 和存储器保护单元
 - 频率最高达 48MHz
 - ULPBench™基准:
 - 192.3 ULPMark[™]-CP
 - 性能基准:
 - 3.41 CoreMark/MHz
 - 1.22 DMIPS/MHz (Dhrystone 2.1)
- 存储器
 - 高达 256KB 的闪存主存储器(分为两组,支持擦 除期间同时读取/执行)
 - 16KB 的闪存信息存储器 (用于引导加载程序 (BSL)、标签长度值 (TLV) 和闪存邮箱)
 - 高达 64KB 的静态随机存取存储器 (SRAM)(包 括 6KB 的备用存储器)
 - 32KB 的 ROM, 含有 MSP432™外设驱动程序库
- 工作特性
 - 宽电源电压范围: 1.62V 至 3.7V
 - 温度范围 (环境): -40°C 至 85°C
- 超低功耗工作模式
 - 工作状态: 80µA/MHz
 - 低频工作状态: 128kHz 时为 83µA (典型值)
 - LPM3(带有实时时钟 (RTC)): 660nA(典型 值)
 - LPM3.5 (带有 RTC): 630nA (典型值)
 - LPM4: 500nA (典型值)
 - LPM4.5: 25nA(典型值)
- 灵活计时 特性
 - 可调内部数控振荡器 (DCO)(最高达 48MHz)
 - 支持 32.768kHz 低频晶体 (LFXT)
 - 支持最高达 48MHz 的高频晶体 (HFXT)
 - 低频内部基准振荡器 (REFO)
 - 超低功耗低频内部振荡器 (VLO)
 - 模块振荡器 (MODOSC)
 - 系统振荡器 (SYSOSC)
- 代码安全性 特性
 - JTAG 和 SWD 锁定机制
 - IP 保护(多达四个安全闪存区,每个区均可配置 起始地址和大小)
- 1.2 应用

- 增强型系统 特性
 - 可编程的电源电压监控与监测
 - 多级复位,能够更好地控制应用以及调试
 - 8 通道直接存储器访问 (DMA)
 - 具备日历和报警功能的 RTC
- 时序和控制
 - 多达四个 16 位定时器,每个定时器都有多达五 个捕捉/比较/PWM 功能
 - 两个 32 位定时器,每个定时器都有中断生成功 能
- 串行通信
 - 多达四个 eUSCI A 模块
 - 支持自动波特率侦测的 UART
 - IrDA 编码和解码
 - 串行通信接口 (SPI) (最高达 16Mbps)
 - 多达四个 eUSCI B 模块
 - I²C(支持多从器件寻址)
 - SPI(最高达 16Mbps)
- 灵活的输入/输出 (I/O) 特性
 - 超低泄漏电流 I/O (最大值为 ±20nA)
 - 所有 I/O 都具有电容式触控功能
 - 多达 48 个具有中断和唤醒功能的 I/O
 - 多达 24 个具有端口映射功能的 I/O
 - 八个具有毛刺脉冲滤波功能的 I/O
- 高级低功耗模拟 特性
 - 具有差分和单端输入的 14 位 1MSPS 逐次逼近 寄存器 (SAR) 模数转换器 (ADC)
 - 内部电压基准,典型稳定度为 10ppm/°C
 - 两个模拟比较器
- 加密和数据完整性加速器
 - 128 位、192 位或 256 位高级加密标准 (AES) 加 密和解密加速器
 - 32 位硬件循环冗余校验 (CRC) 引擎
- JTAG 和调试支持
 - 支持 4 引脚 JTAG 和 2 引脚 SWD 调试接口
 - 支持串行线跟踪
 - 支持应用功耗调试和 性能分析



- 工业与自动化
 - 家庭自动化
 - 烟雾探测器
 - 条形码扫描器
 - 门禁板
- 计量
 - 电表
 - 流量计
 - 通信模块

- 医疗和健身
 - 手表
 - 活动监视器
 - 健身配件
 - 血糖仪
- 消费类电子产品
 - 移动设备
 - 传感器集线器

1.3 说明

MSP432P401x 微控制器 (MCU) 系列是 TI 高效超低功耗混合信号 MCU 产品组合的新晋成员。 MSP432P401x MCU 采用 ARM Cortex-M4 处理器,具有多种器件配置选项(包括丰富的模拟、时序和通信外设),适用于同时注重数据处理能力和增强型低功耗运行特性的各类应用场景。

总的来说,MSP432P401x 是完美融合 TI MSP430™低功耗 DNA、高级混合信号 特性和 ARM 32 位 Cortex-M4 精简指令集计算机 (RISC) 引擎处理功能的理想器件。该系列器件随附配套的外设驱动程序库,并且兼容 ARM 生态系统的标准组件。

器件信息(1)


产品型号	封装	封装尺寸 ⁽²⁾		
MSP432P401RIPZ MSP432P401MIPZ	LQFP (100)	14mm x 14mm		
MSP432P401RIZXH MSP432P401MIZXH	NFBGA (80)	5mm x 5mm		
MSP432P401RIRGC MSP432P401MIRGC	VQFN (64)	9mm x 9mm		

- (1) 要获得所有可用器件的最新部件、封装和订购信息,请参见封装选项附录(节9)或浏览 TI 网站www.ti.com.cn。
- (2) 这里显示的尺寸为近似值。要获得包含误差值的封装尺寸,请参见机械数据(节9中)。



1.4 功能方框图

图 1-1 给出了 MSP432P401R 和 MSP432P401M 器件的功能框图。



Copyright © 2016, Texas Instruments Incorporated

图 1-1. MSP432P401R, MSP432P401M 功能框图

CPU 和器件中的所有外设通过共同的先进高性能总线 (AHB) 矩阵彼此交互。在某些情况下,AHB 端口和外设之间存在电桥。从存储器映射的角度来看,这些电桥对于应用而言是透明的,因此未显示在框图中。



内容

1	器件机	既述	<u>1</u>		5.17	Current Consumption in LDO-Based LPM0 Modes.	38
	1.1	特性	1		5.18	Current Consumption in DC-DC-Based LPM0	
	1.2	应用	1			Modes	38
	1.3	说明	2		5.19	Current Consumption in Low-Frequency LPM0	00
	1.4	功能方框图	3			Modes	
2	修订	万史记录	5			Current Consumption in LPM3, LPM4 Modes	
3		ce Comparison	_		5.21	Current Consumption in LPM3.5, LPM4.5 Modes	
	3.1	Related Products	_		5.22	Current Consumption of Digital Peripherals	
4	Term	inal Configuration and Functions	_		5.23	Thermal Resistance Characteristics	
	4.1	Pin Diagrams	_	_	5.24	Timing and Switching Characteristics	
	4.2	Pin Attributes	_	6		led Description	
	4.3	Signal Descriptions			6.1	Overview	_
	4.4	Pin Multiplexing	_		6.2	Processor and Execution Features	
	4.5	Buffer Types	_		6.3	Memory Map	91
	4.6	Connection for Unused Pins			6.4	Memories on the MSP432P401x	<u>111</u>
5		ifications			6.5	DMA	114
•	5.1	Absolute Maximum Ratings			6.6	Memory Map Access Details	
	5.2	-	28		6.7	Interrupts	<u>117</u>
	5.3	-	28		6.8	System Control	
			_		6.9	Peripherals	125
	5.4	·	<u>29</u>		6.10	Code Development and Debug	135
	5.5	Operating Mode V _{CC} Ranges			6.11	Performance Benchmarks	137
	5.6	. , ,	30		6.12	Input/Output Diagrams	139
	5.7 5.8	Operating Mode Peripheral Frequency Ranges	<u>30</u>		6.13	Device Descriptors (TLV)	<u>177</u>
	5.6	Operating Mode Execution Frequency vs Flash Wait-State Requirements	31		6.14	Identification	180
	5.9		31	7	Appli	cations, Implementation, and Layout	182
	5.10	Current Consumption in LDO-Based Active	<u></u>		7.1	Device Connection and Layout Fundamentals	182
		Modes – Dhrystone 2.1 Program	<u>31</u>		7.2	Peripheral and Interface-Specific Design	
	5.11	Current Consumption in DC-DC-Based Active				Information	
		,	<u>32</u>	8	器件和	和文档支持	
		nt Consumption in Low-Frequency Active Modes –	20		8.1	入门和下一步	
	-	tone 2.1 Program	<u>32</u>		8.2	器件和开发工具命名规则	
	5.12	Typical Characteristics of Active Mode Currents for CoreMark Program	33		8.3	工具与软件	
	5.13	Typical Characteristics of Active Mode Currents for	<u>==</u>		8.4	文档支持	
	•	Prime Number Program	<u>34</u>		8.5	相关链接	190
	5.14	Typical Characteristics of Active Mode Currents for			8.6	Community Resources	190
		Fibonacci Program	<u>35</u>		8.7	商标	190
	5.15	Typical Characteristics of Active Mode Currents for	00		8.8	静电放电警告	190
	E 46	()	<u>36</u>		8.9	出口管制提示	_
	5.16	Typical Characteristics of Low-Frequency Active Mode Currents for CoreMark Program	37		8.10	Glossary	
			<u></u>	9	机械、	封装和可订购信息	<u>191</u>



2 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Chan	ges from February 17, 2016 to June 23, 2016	Page
•	已更改 ULPBench 评分	
•	Added Section 3.1, Related Products	
•	Added Section 4.2. Pin Attributes	
•	Changed layout of Table 4-2, Signal Descriptions	1
•	Added Section 4.4, Pin Multiplexing	
•	Added Section 4.5, Buffer Types	
•	Added Section 4.6, Connection for Unused Pins	
•	Updated all electrical and timing specifications and graphs with production data	
•	Added # 5.24.5.1, Typical Characteristics, Normal-Drive I/O Outputs at 3.0 V and 2.2 V	
•	Added # 5.24.5.2, Typical Characteristics, High-Drive I/O Outputs at 3.0 V and 2.2 V	
•	Added † 5.24.5.3, Typical Characteristics, Pin-Oscillator Frequency	
•	Added tables that list peripheral registers (表 6-2 through 表 6-31)	
•	Added tables that list RSTCTL and SYSCTL registers (表 6-33 and 表 6-34)	
•	Removed "Flash Size Register" section	
•	Updated description in † 6.4.1.2, Flash Information Memory	
•	Removed "SRAM Status and Configuration Registers" section	
•	Removed DMA block diagram	
•	Added "The DMA transfers are initiated upon rising edge of the selected DMA source" to the first paragraph in	
	节 6.5.1, DMA Source Mapping	
•	Removed "NMI Control and Status Register" section	
•	Removed "Reboot Control Register" section	
•	Removed "Supply Supervisor for Low Side (SVSL)" section	
•	Removed "SYSCTL Registers" table	
•	Removed "Digital I/O Glitch Filter Control Register" section	
•	Removed "Watchdog Reset Control Register" section	
•	Replaced "Peripheral Halt Control Register" section with # 6.10.2, Peripheral Halt Control	13
•	Changed all instances of "bootstrap loader" to "bootloader" throughout document	
•	Added 节 6.14, Identification	
•	已更改节8结构、器件和文档支持,并已更新附加信息	18



3 Device Comparison

Table 3-1 summarizes the features of the MSP432P401x microcontrollers.

Table 3-1. Device Comparison⁽¹⁾

							eUSCI				
DEVICE	FLASH (KB)	SRAM (KB)	ADC14 (Channels)	COMP_E0 (Channels)	COMP_E1 (Channels)	Timer_A ⁽²⁾	CHANNEL A: UART, IrDA, SPI	CHANNEL B: SPI, I ² C	20-mA DRIVE I/O	TOTAL I/Os	PACKAGE
MSP432P401RIPZ	256	64	24 ext, 2 int	8	8	5, 5, 5, 5	4	4	4	84	100 PZ
MSP432P401MIPZ	128	32	24 ext, 2 int	8	8	5, 5, 5, 5	4	4	4	84	100 PZ
MSP432P401RIZXH	256	64	16 ext, 2 int	6	8	5, 5, 5	3	4	4	64	80 ZXH
MSP432P401MIZXH	128	32	16 ext, 2 int	6	8	5, 5, 5	3	4	4	64	80 ZXH
MSP432P401RIRGC	256	64	12 ext, 2 int	2	4	5, 5, 5	3	3	4	48	64 RGC
MSP432P401MIRGC	128	32	12 ext, 2 int	2	4	5, 5, 5	3	3	4	48	64 RGC

⁽¹⁾ For the most current part, package, and ordering information for all available devices, see the Package Option Addendum in † 9, or see the TI website at www.ti.com.

⁽²⁾ Each number in the sequence represents an instantiation of Timer_A with its associated number of capture/compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 and the second instantiation having 5 capture/compare registers and PWM output generators, respectively.

www.ti.com.cn

3.1 Related Products

For information about other devices in this family of products or related products, see the following links.


- Products for MSP 16-Bit and 32-Bit MCUs Low-power mixed-signal processors with smart analog and digital peripherals for a wide range of industrial and consumer applications.
- Products for Low Power + Performance MCUs MSP low power + performance microcontrollers from TI provide designers with increased processing capability, smart analog, advanced security, and display and communication peripherals while using less watts than ever before for the development of "always on" embedded applications.
- Products for MSP432P4x MCUs MSP432P4x microcontrollers are the ideal combination of Tl's MSP430 low-power DNA, advanced mixed-signal features, and the high-performance processing capabilities of the ARM 32-bit Cortex M4F engine. MSP432P4x MCUs cater to a large number of embedded applications where both efficient data processing and enhanced low-power operation are paramount.
- Companion Products for MSP432P401R Review products that are frequently purchased or used in conjunction with this product.
- Reference Designs for MSP432P401R TI Designs Reference Design Library is a robust reference design library that spans analog, embedded processor, and connectivity. Created by TI experts to help you jump start your system design, all TI Designs include schematic or block diagrams, BOMs, and design files to speed your time to market. Search and download designs at ti.com/tidesigns.



4 Terminal Configuration and Functions

4.1 Pin Diagrams

Figure 4-1 shows the pinout of the 100-pin PZ package.



- A. The secondary digital functions on Ports P2, P3, and P7 are fully mappable. This pinout shows only the default mapping. See 节 6.9.2 for details.
- B. A glitch filter is implemented on these digital I/Os: P1.0, P1.4, P1.5, P3.0, P3.4, P3.5, P6.6, P6.7.
- C. UART BSL pins: P1.2 BSLRXD, P1.3 BSLTXD
- D. SPI BSL pins: P1.4 BSLSTE, P1.5 BSLCLK, P1.6 BSLSIMO, P1.7 BSLSOMI
- E. I²C BSL pins: P3.6 BSLSDA, P3.7 BSLSCL

Figure 4-1. 100-Pin PZ Package (Top View)



Figure 4-2 shows the pinout of the 80-pin ZXH package.

P1.0 SWCLKTCK PJ.5 (A1) (A2) (A3)	P7.3	PJ.3		P6.5	P6.4	P6.2
P1.1 SWDIOTMS PJ.4 (B1) (B2) (B3)	P7.2	P7.0	RSTn/NM		P6.6	P6.3
P1.5 VCORE (C1) (C2)	P1.2	P7.1 (C5)	DVCC2	DVSS3	P5.5	P5.7
P1.6 DVCC1 P1.4 (D1) (D2) (D3)	P1.3	AVCC2	AVSS2	P5.3	P5.4	P5.6
P1.7 VSW P2.2 (E1) (E2) (E3)	P2.0	AVSS3	DVSS2	P5.0	P5.1	P5.2
P2.1 DVSS1 P2.4 (F1) (F2) (F3)	P2.3	AVSS1	AVCC1	P4.5	P4.6	P4.7
P2.5 P2.6 P7.7 (G1) (G2) (G3)	P8.1	P3.2	P3.5	P4.2	P4.3	P4.4 (G9)
P2.7 P7.5 P8.0 (H1) (H2) (H3)	P3.1	P3.4 (H5)	P3.7	P6.1	P4.1	P4.0
P7.4 P7.6 P3.0 (J1) (J2) (J3)	P3.3	P3.6	PJ.0 (J6)	PJ.1	DCOR (J8)	P6.0

A. A glitch filter is implemented on these digital I/Os: P1.0, P1.4, P1.5, P3.0, P3.4, P3.5, P6.6, P6.7.


Figure 4-2. 80-Pin ZXH Package (Top View)

B. UART BSL pins: P1.2 - BSLRXD, P1.3 - BSLTXD

C. SPI BSL pins: P1.4 - BSLSTE, P1.5 - BSLCLK, P1.6 - BSLSIMO, P1.7 - BSLSOMI

D. I^2C BSL pins: P3.6 - BSLSDA, P3.7 - BSLSCL

Figure 4-3 shows the pinout of the 64-pin RGC package.



- A. The secondary digital functions on Ports P2, P3, and P7 are fully mappable. This pinout shows only the default mapping. See # 6.9.2 for details.
- B. A glitch filter is implemented on these digital I/Os: P1.0, P1.4, P1.5, P3.0, P3.4, P3.5, P6.6, P6.7.
- C. TI recommends connecting the thermal pad on the QFN package to DVSS.
- D. UART BSL pins: P1.2 BSLRXD, P1.3 BSLTXD
- E. SPI BSL pins: P1.4 BSLSTE, P1.5 BSLCLK, P1.6 BSLSIMO, P1.7 BSLSOMI
- F. I²C BSL pins: P3.6 BSLSDA, P3.7 BSLSCL

Figure 4-3. 64-Pin RGC Package (Top View)



4.2 **Pin Attributes**

Table 4-1 describes the attributes of the pins.

Table 4-1. Pin Attributes

	PIN NO. ⁽¹⁾		(2) (2)	SIGNAL	(5)	POWER	RESET		
PZ	ZXH	RGC	SIGNAL NAME ^{(2) (3)}	TYPE ⁽⁴⁾	BUFFER TYPE ⁽⁵⁾	SOURCE ⁽⁶⁾	STATE AFTER POR ⁽⁷⁾		
4	NI/A	NI/A	P10.1 (RD)	I/O	LVCMOS	DVCC	OFF		
1	N/A	N/A	UCB3CLK	I/O	LVCMOS	DVCC	N/A		
			P10.2 (RD)	I/O	LVCMOS	DVCC	OFF		
2	N/A	N/A	UCB3SIMO	I/O	LVCMOS	DVCC	N/A		
			UCB3SDA	I/O	LVCMOS	DVCC	N/A		
			P10.3 (RD)	I/O	LVCMOS	DVCC	OFF		
3	N/A	N/A	UCB3SOMI	I/O	LVCMOS	DVCC	N/A		
			UCB3SCL	I/O	LVCMOS	DVCC	N/A		
4	A 4	4	P1.0 (RD)	I/O	LVCMOS	DVCC	OFF		
4	A1	1	UCA0STE	I/O	LVCMOS	DVCC	N/A		
_	D4		P1.1 (RD)	I/O	LVCMOS	DVCC	OFF		
5	B1	2	UCA0CLK	I/O	LVCMOS	DVCC	N/A		
			P1.2 (RD)	I/O	LVCMOS	DVCC	OFF		
6	C4	3	UCA0RXD	I	LVCMOS	DVCC	N/A		
			UCA0SOMI	I/O	LVCMOS	DVCC	N/A		
			P1.3 (RD)	I/O	LVCMOS	DVCC	OFF		
7	D4	4	UCA0TXD	0	LVCMOS	DVCC	N/A		
			UCA0SIMO	I/O	LVCMOS	DVCC	N/A		
8	D3	D2	Da	5	P1.4 (RD)	I/O	LVCMOS	DVCC	OFF
0		5	UCB0STE	I/O	LVCMOS	DVCC	N/A		
0	04		P1.5 (RD)	I/O	LVCMOS	DVCC	OFF		
9	C1	6	UCB0CLK	I/O	LVCMOS	DVCC	N/A		
			P1.6 (RD)	I/O	LVCMOS	DVCC	OFF		
10	D1	7	UCB0SIMO	I/O	LVCMOS	DVCC	N/A		
			UCB0SDA	I/O	LVCMOS	DVCC	N/A		
			P1.7 (RD)	I/O	LVCMOS	DVCC	OFF		
11	E1	8	UCB0SOMI	I/O	LVCMOS	DVCC	N/A		
			UCB0SCL	I/O	LVCMOS	DVCC	N/A		
12	C2	9	VCORE	_	Power	DVCC	N/A		
13	D2	10	DVCC1	_	Power	N/A	N/A		
14	E2	11	VSW	_	Power	N/A	N/A		
15	F2	12	DVSS1	_	Power	N/A	N/A		
16	E4	13	P2.0 (RD)	I/O	LVCMOS	DVCC	OFF		
16	E4	E4	13	PM_UCA1STE	I/O	LVCMOS	DVCC	N/A	

⁽¹⁾ N/A = not available on this package

⁽RD) indicates the reset default signal name for that pin.

⁽³⁾ To determine the pin mux encodings for each pin, refer to # 6.12, Input/Output Diagrams.

Signal Types: I = Input, O = Output, I/O = Input or Output, P = power Buffer Types: see Table 4-3 for details

The power source shown in this table is the I/O power source, which may differ from the module power source.

Reset States:

OFF = High-impedance with Schmitt trigger and pullup or pulldown (if available) disabled

PD = High-impedance input with pulldown enabled

PU = High-impedance input with pullup enabled

N/A = Not applicable



Table 4-1. Pin Attributes (continued)

PIN NO. ⁽¹⁾			(2)	SIGNAL	(5)	POWER	RESET
PZ	ZXH	RGC	SIGNAL NAME ^{(2) (3)}	TYPE ⁽⁴⁾	BUFFER TYPE ⁽⁵⁾	SOURCE ⁽⁶⁾	STATE AFTER POR ⁽⁷⁾
17	F1	14	P2.1 (RD)	I/O	LVCMOS	DVCC	OFF
•••			PM_UCA1CLK	I/O	LVCMOS	DVCC	N/A
			P2.2 (RD)	I/O	LVCMOS	DVCC	OFF
18	E3	15	PM_UCA1RXD	I	LVCMOS	DVCC	N/A
			PM_UCA1SOMI	I/O	LVCMOS	DVCC	N/A
			P2.3 (RD)	I/O	LVCMOS	DVCC	OFF
19	F4	16	PM_UCA1TXD	0	LVCMOS	DVCC	N/A
			PM_UCA1SIMO	I/O	LVCMOS	DVCC	N/A
20	F3	N/A	P2.4 (RD)	I/O	LVCMOS	DVCC	OFF
20	гэ	IN/A	PM_TA0.1	I/O	LVCMOS	DVCC	N/A
21	G1	N/A	P2.5 (RD)	I/O	LVCMOS	DVCC	OFF
21	Gi	IN/A	PM_TA0.2	I/O	LVCMOS	DVCC	N/A
00	00	NI/A	P2.6 (RD)	I/O	LVCMOS	DVCC	OFF
22	G2	N/A	PM_TA0.3	I/O	LVCMOS	DVCC	N/A
00	114	NI/A	P2.7 (RD)	I/O	LVCMOS	DVCC	OFF
23	H1	N/A	PM_TA0.4	I/O	LVCMOS	DVCC	N/A
			P10.4 (RD)	I/O	LVCMOS	DVCC	OFF
24	N/A	N/A	TA3.0	I/O	LVCMOS	DVCC	N/A
			C0.7	I/O	Analog	DVCC	N/A
	N/A		P10.5 (RD)	I/O	LVCMOS	DVCC	OFF
25		N/A	TA3.1	I/O	LVCMOS	DVCC	N/A
			C0.6	I	Analog	DVCC	N/A
	J1		P7.4 (RD)	I/O	LVCMOS	DVCC	OFF
26		N/A	PM_TA1.4	I/O	LVCMOS	DVCC	N/A
			C0.5	I	Analog	DVCC	N/A
	H2		P7.5 (RD)	I/O	LVCMOS	DVCC	OFF
27		N/A	PM_TA1.3	I/O	LVCMOS	DVCC	N/A
			C0.4	I	Analog	DVCC	N/A
			P7.6 (RD)	I/O	LVCMOS	DVCC	OFF
28	J2	N/A	PM_TA1.2	I/O	LVCMOS	DVCC	N/A
			C0.3	I	Analog	DVCC	N/A
			P7.7 (RD)	I/O	LVCMOS	DVCC	OFF
29	G3	N/A	PM_TA1.1	I/O	LVCMOS	DVCC	N/A
			C0.2	I	Analog	DVCC	N/A
			P8.0 (RD)	I/O	LVCMOS	DVCC	OFF
			UCB3STE	I/O	LVCMOS	DVCC	N/A
30	H3	17	TA1.0	I/O	LVCMOS	DVCC	N/A
			C0.1	I	Analog	DVCC	N/A
			P8.1 (RD)	I/O	LVCMOS	DVCC	OFF
	G4		UCB3CLK	I/O	LVCMOS	DVCC	N/A
31		18	TA2.0	I/O	LVCMOS	DVCC	N/A
			C0.0	I	Analog	DVCC	N/A
		1	P3.0 (RD)	I/O	LVCMOS	DVCC	OFF
32	J3	19	PM_UCA2STE	I/O	LVCMOS	DVCC	N/A
			P3.1 (RD)	I/O	LVCMOS	DVCC	OFF
33	H4	H4 20	PM_UCA2CLK	I/O	LVCMOS	DVCC	N/A



Table 4-1. Pin Attributes (continued)

PZ	PIN NO. ⁽¹⁾			(0) (0)	SIGNAL	(5)	POWER	
34 G5 21	PZ	ZXH	RGC	SIGNAL NAME ^{(2) (3)}	TYPE ⁽⁴⁾	BUFFER TYPE ⁽⁵⁾		STATE AFTER POR ⁽⁷⁾
PM_UCA2SOMI				P3.2 (RD)	I/O		DVCC	
35	34	G5	21	PM_UCA2RXD	I	LVCMOS	DVCC	N/A
35				PM_UCA2SOMI	I/O		DVCC	N/A
PM_UCASSIMO				P3.3 (RD)	I/O	LVCMOS	DVCC	OFF
38	35	J4	22	PM_UCA2TXD	0	LVCMOS	DVCC	N/A
36				PM_UCA2SIMO	I/O	LVCMOS	DVCC	N/A
PM_UCB2STE	36	Н5	23	P3.4 (RD)	I/O	LVCMOS	DVCC	OFF
37 G6 24 PM_UCB2CLK	30	110	2.5	PM_UCB2STE	I/O	LVCMOS	DVCC	N/A
PM_UCB2CLK	27	C6	24	P3.5 (RD)	I/O	LVCMOS	DVCC	OFF
38	51	Go	24	PM_UCB2CLK	I/O	LVCMOS	DVCC	N/A
PM_UCB2SDA				P3.6 (RD)	I/O	LVCMOS	DVCC	OFF
He	38	J5	25	PM_UCB2SIMO	I/O	LVCMOS	DVCC	N/A
199				PM_UCB2SDA	I/O	LVCMOS	DVCC	N/A
PM_UCB2SCL				P3.7 (RD)	I/O	LVCMOS	DVCC	OFF
40	39	H6	26	PM_UCB2SOMI	I/O	LVCMOS	DVCC	N/A
Part				PM_UCB2SCL	I	LVCMOS	DVCC	N/A
Analog DVCC N/A	40	E5	27	AVSS3	_	Power	N/A	N/A
LEXIN				PJ.0 (RD)	I/O	LVCMOS	DVCC	OFF
A2	41	J6	J6 28	LFXIN	I	Analog	DVCC	N/A
LFXOUT O Analog DVCC N/A			17 00	PJ.1 (RD)	I/O	LVCMOS	DVCC	OFF
Mathematical Part	42	J7	29	LFXOUT	0	Analog	DVCC	N/A
A	43	F5	30	AVSS1	_	Power	N/A	N/A
A6	44	J8	31	DCOR	_	Analog	N/A	N/A
A6	45	F6	32	AVCC1	_	Power	N/A	N/A
A6			N/A N/A	P8.2 (RD)	I/O	LVCMOS	DVCC	OFF
P8.3 (RD)	46	N/A			I/O	LVCMOS	DVCC	N/A
P8.3 (RD)				A23	I	Analog	DVCC	N/A
A22				P8.3 (RD)	I/O		DVCC	OFF
A22	47	N/A	N/A	TA3CLK	I	LVCMOS	DVCC	N/A
A21					I	Analog	DVCC	N/A
A21				P8.4 (RD)	I/O	LVCMOS	DVCC	OFF
N/A	48	N/A	N/A					
N/A					I/O	LVCMOS		
N/A	49	N/A	N/A	A20				N/A
N/A				P8.6 (RD)	I/O			OFF
51 N/A N/A P8.7 (RD) I/O LVCMOS DVCC OFF 52 N/A N/A P9.0 (RD) I/O LVCMOS DVCC OFF 52 N/A N/A P9.0 (RD) I/O LVCMOS DVCC OFF 53 N/A N/A P9.1 (RD) I/O LVCMOS DVCC OFF 54 J9 N/A P6.0 (RD) I/O LVCMOS DVCC OFF 55 H7 N/A P6.1 (RD) I/O LVCMOS DVCC OFF	50	N/A	N/A					
51 N/A N/A A18 I Analog DVCC N/A 52 N/A N/A P9.0 (RD) I/O LVCMOS DVCC OFF 53 N/A N/A P9.1 (RD) I/O LVCMOS DVCC OFF 54 J9 N/A P6.0 (RD) I/O LVCMOS DVCC OFF 55 H7 N/A P6.1 (RD) I/O LVCMOS DVCC OFF				P8.7 (RD)	I/O	_		
52 N/A N/A P9.0 (RD) I/O LVCMOS DVCC OFF 53 N/A N/A P9.1 (RD) I/O LVCMOS DVCC OFF 54 J9 N/A P6.0 (RD) I/O LVCMOS DVCC N/A 55 H7 N/A P6.1 (RD) I/O LVCMOS DVCC N/A	51	N/A	N/A					
52 N/A N/A A17 I Analog DVCC N/A 53 N/A N/A P9.1 (RD) I/O LVCMOS DVCC OFF 54 J9 N/A P6.0 (RD) I/O LVCMOS DVCC OFF 55 H7 N/A P6.1 (RD) I/O LVCMOS DVCC OFF						_		
53 N/A N/A P9.1 (RD) I/O LVCMOS DVCC OFF 54 J9 N/A P6.0 (RD) I/O LVCMOS DVCC OFF 55 H7 N/A P6.1 (RD) I/O LVCMOS DVCC N/A 55 H7 N/A P6.1 (RD) I/O LVCMOS DVCC OFF	52	N/A	N/A					
53 N/A N/A A16 I Analog DVCC N/A 54 J9 N/A P6.0 (RD) I/O LVCMOS DVCC OFF A15 I Analog DVCC N/A P6.1 (RD) I/O LVCMOS DVCC OFF								
54 J9 N/A P6.0 (RD) I/O LVCMOS DVCC OFF A15 I Analog DVCC N/A F5 H7 N/A P6.1 (RD) I/O LVCMOS DVCC OFF	53	N/A	N/A					
54 J9 N/A A15 I Analog DVCC N/A 55 H7 N/A P6.1 (RD) I/O LVCMOS DVCC OFF								
55 H7 N/A P6.1 (RD) I/O LVCMOS DVCC OFF	54	J9	N/A	` '				
55 H7 N/A								
	55	H7	N/A	A14	I	Analog	DVCC	N/A



Table 4-1. Pin Attributes (continued)

PIN NO. ⁽¹⁾				SIGNAL		POWER	RESET STATE			
PZ	ZXH	RGC	SIGNAL NAME ^{(2) (3)}	TYPE ⁽⁴⁾	BUFFER TYPE ⁽⁵⁾	SOURCE ⁽⁶⁾	STATE AFTER POR ⁽⁷⁾			
56	H9	N/A	P4.0 (RD)	I/O	LVCMOS	DVCC	OFF			
			A13	I	Analog	DVCC	N/A			
57	H8	N/A	P4.1 (RD)	I/O	LVCMOS	DVCC	OFF			
			A12	I	Analog	DVCC	N/A			
			P4.2 (RD)	I/O	LVCMOS	DVCC	OFF			
58	G7	33	ACLK	0	LVCMOS	DVCC	N/A			
			TA2CLK	I	LVCMOS	DVCC	N/A			
			A11	I	Analog	DVCC	N/A			
			P4.3 (RD)	I/O	LVCMOS	DVCC	OFF			
59	G8	34	MCLK	0	LVCMOS	DVCC	N/A			
			RTCCLK	0	LVCMOS	DVCC	N/A			
			A10	I	Analog	DVCC	N/A			
			P4.4 (RD)	I/O	LVCMOS	DVCC	OFF			
60	G9	35	HSMCLK	0	LVCMOS	DVCC	N/A			
		00	SVMHOUT	0	LVCMOS	DVCC	N/A			
			A9	I	Analog	DVCC	N/A			
61	F7	36	P4.5 (RD)	I/O	LVCMOS	DVCC	OFF			
01	1 /	30	A8	I	Analog	DVCC	N/A			
62	F8	37	P4.6 (RD)	I/O	LVCMOS	DVCC	OFF			
02	10	01	A7	I	Analog	DVCC	N/A			
63	F9	38	P4.7 (RD)	I/O	LVCMOS	DVCC	OFF			
0.5	13	30	A6	I	Analog	DVCC	N/A			
64	E7	39	P5.0 (RD)	I/O	LVCMOS	DVCC	OFF			
04	Li	39	A5	I	Analog	DVCC	N/A			
65	EΩ	40	P5.1 (RD)	I/O	LVCMOS	DVCC	OFF			
0.5	E8	E8	E8	40	A4	1	Analog	DVCC	N/A	
66	FQ	E9	41	P5.2 (RD)	I/O	LVCMOS	DVCC	OFF		
00	L9	41	A3	I	Analog	DVCC	N/A			
67	D7	D7	D7	D7	42	P5.3 (RD)	I/O	LVCMOS	DVCC	OFF
67	UI	42	A2	I	Analog	DVCC	N/A			
68	D8	43	P5.4 (RD)	I/O	LVCMOS	DVCC	OFF			
00	Do	43	A1	I	Analog	DVCC	N/A			
69	C8	44	P5.5 (RD)	I/O	LVCMOS	DVCC	OFF			
09	Co	44	A0	I	Analog	DVCC	N/A			
			P5.6 (RD)	I/O	LVCMOS	DVCC	OFF			
70	D9	45	TA2.1	I/O	LVCMOS	DVCC	N/A			
70	Da	45	VREF+	0	Analog	DVCC	N/A			
			VeREF+	I	Analog	DVCC	N/A			
70	D9	45	C1.7	I	Analog	DVCC	N/A			
			P5.7 (RD)	I/O	LVCMOS	DVCC	OFF			
			TA2.2	I/O	LVCMOS	DVCC	N/A			
71	C9	46	VREF-	0	Analog	DVCC	N/A			
			VeREF-	I	Analog	DVCC	N/A			
			C1.6	I	Analog	DVCC	N/A			
72	E6	47	DVSS2	_	Power	N/A	N/A			
73	C6	48	DVCC2	_	Power	N/A	N/A			



Table 4-1. Pin Attributes (continued)

PIN NO. ⁽¹⁾			(2) (3)	SIGNAL	(5)	POWER				
PZ	ZXH	RGC	SIGNAL NAME ^{(2) (3)}	TYPE ⁽⁴⁾	BUFFER TYPE ⁽⁵⁾	SOURCE ⁽⁶⁾	STATE AFTER POR ⁽⁷⁾			
74	N/A	N/A	P9.2 (RD)	I/O	LVCMOS	DVCC	OFF			
			TA3.3	I/O	LVCMOS	DVCC	N/A			
75	N/A	N/A	P9.3 (RD)	I/O	LVCMOS	DVCC	OFF			
7.5	IN//A	TN/A	TA3.4	I/O	LVCMOS	DVCC	N/A			
			P6.2 (RD)	I/O	LVCMOS	DVCC	OFF			
76	A9	N/A	UCB1STE	I/O	LVCMOS	DVCC	N/A			
			C1.5	I	Analog	DVCC	N/A			
			P6.3 (RD)	I/O	LVCMOS	DVCC	OFF			
77	B9	N/A	UCB1CLK	I/O	LVCMOS	DVCC	N/A			
			C1.4	1	Analog	DVCC	N/A			
			P6.4 (RD)	I/O	LVCMOS	DVCC	OFF			
70	۸٥	NI/A	UCB1SIMO	I/O	LVCMOS	DVCC	N/A			
78	A8	N/A	UCB1SDA	I/O	LVCMOS	DVCC	N/A			
			C1.3	1	Analog	DVCC	N/A			
			P6.5 (RD)	I/O	LVCMOS	DVCC	OFF			
70	A =7	N1/A	UCB1SOMI	I/O	LVCMOS	DVCC	N/A			
79	A7	N/A	UCB1SCL	I/O	LVCMOS	DVCC	N/A			
			C1.2	I	Analog	DVCC	N/A			
			P6.6 (RD)	I/O	LVCMOS	DVCC	OFF			
			TA2.3	I/O	LVCMOS	DVCC	N/A			
80	B8	49	UCB3SIMO	I/O	LVCMOS	DVCC	N/A			
			UCB3SDA	I/O	LVCMOS	DVCC	N/A			
			C1.1	I	Analog	DVCC	N/A			
			P6.7 (RD)	I/O	LVCMOS	DVCC	OFF			
			TA2.4	I/O	LVCMOS	DVCC	N/A			
81	В7	50	UCB3SOMI	I/O	LVCMOS	DVCC	N/A			
			UCB3SCL	I/O	LVCMOS	DVCC	N/A			
			C1.0	1	Analog	DVCC	N/A			
82	C7	51	DVSS3	_	Power	N/A	N/A			
			RSTn (RD)	I	LVCMOS	DVCC	PU			
83	B6	52	NMI	I	LVCMOS	DVCC	N/A			
84	D6	53	AVSS2	_	Power	N/A	N/A			
			PJ.2 (RD)	I/O	LVCMOS	DVCC	OFF			
85	A6	54	HFXOUT	0	Analog	DVCC	N/A			
			PJ.3 (RD)	I/O	LVCMOS	DVCC	OFF			
86	A5	55	HFXIN	I	Analog	DVCC	N/A			
87	D5	56	AVCC2	_	Power	N/A	N/A			
-	-		P7.0 (RD)	I/O	LVCMOS	DVCC	OFF			
88	B5	57	PM_SMCLK	0	LVCMOS	DVCC	N/A			
	55	31	PM_DMAE0	ı	LVCMOS	DVCC	N/A			
			P7.1 (RD)	I/O	LVCMOS	DVCC	OFF			
89	C5	58	PM_C0OUT	0	LVCMOS	DVCC	N/A			
00		58	PM_TA0CLK	I	LVCMOS	DVCC	N/A			
			P7.2 (RD)	I/O	LVCMOS	DVCC	OFF			
90	DΛ	50	, ,				N/A			
90	B4	B4	B4	B4		PM_C1OUT PM_TA1CLK	0	LVCMOS LVCMOS	DVCC	N/A N/A

www.ti.com.cn

Table 4-1. Pin Attributes (continued)

PIN NO. ⁽¹⁾			SIGNAL		(E)	POWER	RESET	
PZ	ZXH	RGC	SIGNAL NAME ^{(2) (3)}	TYPE ⁽⁴⁾	BUFFER TYPE ⁽⁵⁾	SOURCE ⁽⁶⁾	STATE AFTER POR ⁽⁷⁾	
91	A4	60	P7.3 (RD)	I/O	LVCMOS	DVCC	OFF	
91	A4	60	PM_TA0.0	I/O	LVCMOS	DVCC	N/A	
92	В3	61	PJ.4	I/O	LVCMOS	DVCC	N/A	
92	БЗ	61	TDI (RD)	I	LVCMOS	DVCC	PU	
			PJ.5	I/O	LVCMOS	DVCC	N/A	
93	А3	62	TDO (RD)	0	LVCMOS	DVCC	N/A	
			SWO	0	LVCMOS	DVCC	N/A	
94	B2	63	SWDIOTMS	I/O	LVCMOS	DVCC	PU	
95	A2	64	SWCLKTCK	I	LVCMOS	DVCC	PD	
00	N/A	NI/A	P9.4 (RD)	I/O	LVCMOS	DVCC	OFF	
96	IN/A	N/A	UCA3STE	I/O	LVCMOS	DVCC	N/A	
07	N/A	NI/A	N/A	P9.5 (RD)	I/O	LVCMOS	DVCC	OFF
97		IN/A	UCA3CLK	I/O	LVCMOS	DVCC	N/A	
			P9.6 (RD)	I/O	LVCMOS	DVCC	OFF	
98	N/A	N/A	UCA3RXD	I	LVCMOS	DVCC	N/A	
				UCA3SOMI	I/O	LVCMOS	DVCC	N/A
			P9.7 (RD)	I/O	LVCMOS	DVCC	OFF	
99	N/A	N/A	UCA3TXD	0	LVCMOS	DVCC	N/A	
			UCA3SIMO	I/O	LVCMOS	DVCC	N/A	
100	NI/A	N/A	P10.0 (RD)	I/O	LVCMOS	DVCC	OFF	
100	N/A	IN/A	UCB3STE	I/O	LVCMOS	DVCC	N/A	
N/A	N/A	Pad	QFN Pad	-	_	N/A	-	



4.3 Signal Descriptions

Table 4-2 describes the signals for all device variants and package options.

Table 4-2. Signal Descriptions

FUNCTION	0.00.41.514.5	SIC	GNAL NO	. (1)	SIGNAL	DECORPTION
FUNCTION	SIGNAL NAME	PZ	ZXH	RGC	TYPE ⁽²⁾	DESCRIPTION
	A0	69	C8	44	I	ADC analog input A0
	A1	68	D8	43	I	ADC analog input A1
	A2	67	D7	42	I	ADC analog input A2
	A3	66	E9	41	I	ADC analog input A3
	A4	65	E8	40	I	ADC analog input A4
	A5	64	E7	39	I	ADC analog input A5
	A6	63	F9	38	I	ADC analog input A6
	A7	62	F8	37	I	ADC analog input A7
	A8	61	F7	36	I	ADC analog input A8
	A9	60	G9	35	I	ADC analog input A9
	A10	59	G8	34	I	ADC analog input A10
ADC	A11	58	G7	33	I	ADC analog input A11
ADC	A12	57	H8	N/A	I	ADC analog input A12
	A13	56	H9	N/A	I	ADC analog input A13
	A14	55	H7	N/A	I	ADC analog input A14
	A15	54	J9	N/A	I	ADC analog input A15
	A16	53	N/A	N/A	I	ADC analog input A16
	A17	52	N/A	N/A	I	ADC analog input A17
	A18	51	N/A	N/A	1	ADC analog input A18
	A19	50	N/A	N/A	I	ADC analog input A19
	A20	49	N/A	N/A	I	ADC analog input A20
	A21	48	N/A	N/A	I	ADC analog input A21
	A22	47	N/A	N/A	1	ADC analog input A22
	A23	46	N/A	N/A	I	ADC analog input A23
	ACLK	58	G7	33	0	ACLK clock output
	DCOR	44	J8	31	_	DCO external resistor pin
	HFXIN	86	A5	55	I	Input for high-frequency crystal oscillator HFXT
Clock	HFXOUT	85	A6	54	0	Output for high-frequency crystal oscillator HFXT
CIUCK	HSMCLK	60	G9	35	0	HSMCLK clock output
	LFXIN	41	J6	28	I	Input for low-frequency crystal oscillator LFXT
	LFXOUT	42	J7	29	0	Output of low-frequency crystal oscillator LFXT
	MCLK	59	G8	34	0	MCLK clock output

⁽¹⁾ N/A = not available

⁽²⁾ I = input, O = output



FUNCTION	SIGNAL NAME	SI	GNAL NO	.(1)	SIGNAL	DESCRIPTION		
FUNCTION	SIGNAL NAME	PZ	ZXH	RGC	TYPE ⁽²⁾	DESCRIPTION		
	C0.0	31	G4	18	I	Comparator_E0 input 0		
	C0.1	30	НЗ	17	I	Comparator_E0 input 1		
	C0.2	29	G3	N/A	I	Comparator_E0 input 2		
	C0.3	28	J2	N/A	I	Comparator_E0 input 3		
	C0.4	27	H2	N/A	I	Comparator_E0 input 4		
	C0.5	26	J1	N/A	I	Comparator_E0 input 5		
	C0.6	25	N/A	N/A	I	Comparator_E0 input 6		
Comparator	C0.7	24	N/A	N/A	I/O	Comparator_E0 input 7		
Comparator	C1.0	81	B7	50	I	Comparator_E1 input 0		
	C1.1	80	B8	49	I	Comparator_E1 input 1		
	C1.2	79	A7	N/A	I	Comparator_E1 input 2		
	C1.3	78	A8	N/A	I	Comparator_E1 input 3		
	C1.4	77	В9	N/A	I	Comparator_E1 input 4		
	C1.5	76	A9	N/A	I	Comparator_E1 input 5		
	C1.6	71	C9	46	I	Comparator_E1 input 6		
	C1.7	70	D9	45	I	Comparator_E1 input 7		
	SWCLKTCK	95	A2	64	I	Serial wire clock input (SWCLK)/JTAG clock input (TCK)		
Debug	SWDIOTMS	94	B2	63	I/O	Serial wire data input/output (SWDIO)/JTAG test mode select (TMS)		
	SWO	93	А3	62	0	Serial wire trace output		
	TDI	92	В3	61	I	JTAG test data input		
	TDO	93	А3	62	0	JTAG test data output		
	P1.0	4	A1	1	I/O	General-purpose digital I/O with port interrupt, wake- up, and glitch filtering capability		
	P1.1	5	B1	2	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P1.2	6	C4	3	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
GPIO	P1.3	7	D4	4	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
GPIO	P1.4	8	D3	5	I/O	General-purpose digital I/O with port interrupt, wake- up, and glitch filtering capability		
	P1.5	9	C1	6	I/O	General-purpose digital I/O with port interrupt, wake- up, and glitch filtering capability		
	P1.6	10	D1	7	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P1.7	11	E1	8	I/O	General-purpose digital I/O with port interrupt and wake-up capability		



		SIGNAL NO. ⁽¹⁾		SIGNAL				
FUNCTION	SIGNAL NAME	PZ	ZXH	RGC	TYPE ⁽²⁾	DESCRIPTION		
	P2.0	16	E4	13	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function. This I/O can be configured for high drive operation with up to 20mA drive capability.		
	P2.1	17	F1	14	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function. This I/O can be configured for high drive operation with up to 20mA drive capability.		
	P2.2	18	E3	15	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function. This I/O can be configured for high drive operation with up to 20mA drive capability.		
	P2.3	19	F4	16	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function. This I/O can be configured for high drive operation with up to 20mA drive capability.		
	P2.4	20	F3	N/A	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function		
	P2.5	21	G1	N/A	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function		
GPIO	P2.6	22	G2	N/A	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function		
(continued)	P2.7	23	H1	N/A	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function		
	P3.0	32	J3	19	I/O	General-purpose digital I/O with port interrupt, wake- up, and glitch filtering capability, and with reconfigurable port mapping secondary function		
	P3.1	33	H4	20	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function		
	P3.2	34	G5	21	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function		
	P3.3	35	J4	22	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function		
	P3.4	36	H5	23	I/O	General-purpose digital I/O with port interrupt, wake- up, and glitch filtering capability, and with reconfigurable port mapping secondary function		
	P3.5	37	G6	24	I/O	General-purpose digital I/O with port interrupt, wake- up, and glitch filtering capability, and with reconfigurable port mapping secondary function		
	P3.6	38	J5	25	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function		
	P3.7	39	H6	26	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function		

		SIGNAL NO. ⁽¹⁾		·(1)	SIGNAL			
FUNCTION	SIGNAL NAME	PZ	ZXH	RGC	TYPE ⁽²⁾	DESCRIPTION		
	P4.0	56	H9	N/A	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P4.1	57	H8	N/A	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P4.2	58	G7	33	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P4.3	59	G8	34	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P4.4	60	G9	35	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P4.5	61	F7	36	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P4.6	62	F8	37	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P4.7	63	F9	38	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P5.0	64	E7	39	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P5.1	65	E8	40	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P5.2	66	E9	41	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
GPIO	P5.3	67	D7	42	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
(continued)	P5.4	68	D8	43	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P5.5	69	C8	44	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P5.6	70	D9	45	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P5.7	71	C9	46	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P6.0	54	J9	N/A	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P6.1	55	H7	N/A	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P6.2	76	A9	N/A	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P6.3	77	В9	N/A	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P6.4	78	A8	N/A	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P6.5	79	A7	N/A	I/O	General-purpose digital I/O with port interrupt and wake-up capability		
	P6.6	80	B8	49	I/O	General-purpose digital I/O with port interrupt, wake- up, and glitch filtering capability		
	P6.7	81	B7	50	I/O	General-purpose digital I/O with port interrupt, wake- up, and glitch filtering capability		



Table 4-2. Signal Descriptions (continued)

FUNCTION	0101141 11415	SI	GNAL NO	.(1)	SIGNAL	D-00010-1011		
FUNCTION	SIGNAL NAME	PZ	ZXH	RGC	TYPE ⁽²⁾	DESCRIPTION		
	P7.0	88	B5	57	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)		
	P7.1	89	C5	58	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)		
	P7.2	90	B4	59	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)		
	P7.3	91	A4	60	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)		
	P7.4	26	J1	N/A	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)		
	P7.5	27	H2	N/A	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)		
	P7.6	28	J2	N/A	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)		
	P7.7	29	G3	N/A	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)		
	P8.0	30	НЗ	17	I/O	General-purpose digital I/O		
	P8.1	31	G4	18	I/O	General-purpose digital I/O		
	P8.2	46	N/A	N/A	I/O	General-purpose digital I/O		
	P8.3	47	N/A	N/A	I/O	General-purpose digital I/O		
	P8.4	48	N/A	N/A	I/O	General-purpose digital I/O		
	P8.5	49	N/A	N/A	I/O	General-purpose digital I/O		
GPIO	P8.6	50	N/A	N/A	I/O	General-purpose digital I/O		
(continued)	P8.7	51	N/A	N/A	I/O	General-purpose digital I/O		
	P9.0	52	N/A	N/A	I/O	General-purpose digital I/O		
	P9.1	53	N/A	N/A	I/O	General-purpose digital I/O		
	P9.2	74	N/A	N/A	I/O	General-purpose digital I/O		
	P9.3	75	N/A	N/A	I/O	General-purpose digital I/O		
	P9.4	96	N/A	N/A	I/O	General-purpose digital I/O		
	P9.5	97	N/A	N/A	I/O	General-purpose digital I/O		
	P9.6	98	N/A	N/A	I/O	General-purpose digital I/O		
	P9.7	99	N/A	N/A	I/O	General-purpose digital I/O		
	P10.0	100	N/A	N/A	I/O	General-purpose digital I/O		
	P10.1	1	N/A	N/A	I/O	General-purpose digital I/O		
	P10.2	2	N/A	N/A	I/O	General-purpose digital I/O		
	P10.3	3	N/A	N/A	I/O	General-purpose digital I/O		
	P10.4	24	N/A	N/A	I/O	General-purpose digital I/O		
	P10.5	25	N/A	N/A	I/O	General-purpose digital I/O		
	PJ.0	41	J6	28	I/O	General-purpose digital I/O		
	PJ.1	42	J7	29	I/O	General-purpose digital I/O		
	PJ.2	85	A6	54	I/O	General-purpose digital I/O		
	PJ.3	86	A5	55	I/O	General-purpose digital I/O		
	PJ.4	92	В3	61	I/O	General-purpose digital I/O		
	PJ.5	93	А3	62	I/O	General-purpose digital I/O		

FUNCTION	CICNAL NAME	SIGNAL NO. ⁽¹⁾			SIGNAL	DESCRIPTION	
FUNCTION	SIGNAL NAME	PZ	ZXH	RGC	TYPE ⁽²⁾	DESCRIPTION	
	UCB0SCL	11	E1	8	I/O	I ² C clock – eUSCI_B0 I ² C mode	
	UCB0SDA	10	D1	7	I/O	I ² C data – eUSCI_B0 I ² C mode	
	UCB1SCL	79	A7	N/A	I/O	I ² C clock – eUSCI_B1 I ² C mode	
I ² C	UCB1SDA	78	A8	N/A	I/O	I ² C data – eUSCI_B1 I ² C mode	
1-0	UCB3SCL	3	N/A	N/A	I/O	I ² C clock – eUSCI_B3 I ² C mode	
	UCB3SCL	81	B7	50	I/O	I ² C clock – eUSCI_B3 I ² C mode	
	UCB3SDA	2	N/A	N/A	I/O	I ² C data – eUSCI_B3 I ² C mode	
	UCB3SDA	80	B8	49	I/O	I ² C data – eUSCI_B3 I ² C mode	



Table 4-2. Signal Descriptions (continued)

FUNCTION	SIGNAL NAME	SI	GNAL NO	.(1)	SIGNAL	DESCRIPTION		
FUNCTION	SIGNAL NAME	PZ	ZXH	RGC	TYPE ⁽²⁾	DESCRIPTION		
	PM_C0OUT	89	C5	58	0	Default mapping: Comparator_E0 output		
	PM_C1OUT	90	B4	59	0	Default mapping: Comparator_E1 output		
	PM_DMAE0	88	B5	57	I	Default mapping: DMA external trigger input		
	PM_SMCLK	88	B5	57	0	Default mapping: SMCLK clock output		
	PM_TA0.0	91	A4	60	I/O	Default mapping: TA0 CCR0 capture: CCI0A input, compare: Out0		
	PM_TA0.1	20	F3	N/A	I/O	Default mapping: TA0 CCR1 capture: CCI1A input, compare: Out1		
	PM_TA0.2	21	G1	N/A	I/O	Default mapping: TA0 CCR2 capture: CCI2A input, compare: Out2		
	PM_TA0.3	22	G2	N/A	I/O	Default mapping: TA0 CCR3 capture: CCI3A input, compare: Out3		
	PM_TA0.4	23	H1	N/A	I/O	Default mapping: TA0 CCR4 capture: CCI4A input, compare: Out4		
	PM_TA0CLK	89	C5	58	I	Default mapping: TA0 input clock		
	PM_TA1.2	28	J2	N/A	I/O	Default mapping: TA1 CCR2 capture: CCI2A input, compare: Out2		
	PM_TA1.3	27	H2	N/A	I/O	Default mapping: TA1 CCR3 capture: CCl3A input, compare: Out3		
	PM_TA1.4	26	J1	N/A	I/O	Default mapping: TA1 CCR4 capture: CCl4A input, compare: Out4		
	PM_TA1CLK	90	B4	59	I	Default mapping: TA1 input clock		
Port Mapper	PM_UCA1CLK	17	F1	14	I/O	Default mapping: Clock signal input – eUSCI_A1 SPI slave mode Clock signal output – eUSCI_A1 SPI master mode		
	PM_UCA1RXD	18	E3	15	I	Default mapping: Receive data – eUSCI_A1 UART mode		
	PM_UCA1SIMO	19	F4	16	I/O	Default mapping: Slave in, master out – eUSCI_A1 SPI mode		
	PM_UCA1SOMI	18	E3	15	I/O	Default mapping: Slave out, master in – eUSCI_A1 SPI mode		
	PM_UCA1STE	16	E4	13	I/O	Default mapping: Slave transmit enable – eUSCI_A1 SPI mode		
	PM_UCA1TXD	19	F4	16	0	Default mapping: Transmit data – eUSCI_A1 UART mode		
	PM_UCA2CLK	33	H4	20	I/O	Default mapping: Clock signal input – eUSCI_A2 SPI slave mode Clock signal output – eUSCI_A2 SPI master mode		
	PM_UCA2RXD	34	G5	21	I	Default mapping: Receive data – eUSCI_A2 UART mode		
	PM_UCA2SIMO	35	J4	22	I/O	Default mapping: Slave in, master out – eUSCI_A2 SPI mode		
	PM_UCA2SOMI	34	G5	21	I/O	Default mapping: Slave out, master in – eUSCI_A2 SPI mode		
	PM_UCA2STE	32	J3	19	I/O	Default mapping: Slave transmit enable – eUSCI_A2 SPI mode		
	PM_UCA2TXD	35	J4	22	0	Default mapping: Transmit data – eUSCI_A2 UART mode		

INSTRUMENTS

FUNCTION	CIONAL NAME	SI	GNAL NO	.(1)	SIGNAL	DESCRIPTION	
FUNCTION	SIGNAL NAME	PZ	ZXH	RGC	TYPE ⁽²⁾	DESCRIPTION	
	PM_UCB2CLK	37	G6	24	I/O	Default mapping: Clock signal input – eUSCI_B2 SPI slave mode Clock signal output – eUSCI_B2 SPI master mode	
	PM_UCB2SCL	39	H6	26	I	Default mapping: I ² C clock – eUSCI_B2 I ² C mode	
Port Mapper	PM_UCB2SDA	38	J5	25	I/O	Default mapping: I ² C data – eUSCI_B2 I ² C mode	
(continued)	PM_UCB2SIMO	38	J5	25	I/O	Default mapping: Slave in, master out – eUSCI_B2 SPI mode	
	PM_UCB2SOMI	39	H6	26	I/O	Default mapping: Slave out, master in – eUSCI_B2 SPI mode	
	PM_UCB2STE	36	H5	23	I/O	Default mapping: Slave transmit enable – eUSCI_B2 SPI mode	
	AVCC1	45	F6	32	_	Analog power supply	
	AVCC2	87	D5	56	_	Analog power supply	
	AVSS1	43	F5	30	_	Analog ground supply	
	AVSS2	84	D6	53	_	Analog ground supply	
	AVSS3	40	E5	27	_	Analog ground supply	
	DVCC1	13	D2	10	_	Digital power supply	
Power	DVCC2	73	C6	48	_	Digital power supply	
	DVSS1	15	F2	12	_	Digital ground supply	
	DVSS2	72	E6	47	_	Digital ground supply	
	DVSS3	82	C7	51	_	Must be connected to ground	
	VCORE (3)	12	C2	9	_	Regulated core power supply (internal use only, no external current loading)	
	VSW	14	E2	11	_	DC-to-DC converter switching output	
RTC	RTCCLK	59	G8	34	0	RTC_C clock calibration output	
	VREF+	70	D9	45	0	Internal shared reference voltage positive terminal	
	VREF-	71	C9	46	0	Internal shared reference voltage negative terminal	
Reference	VeREF+	70	D9	45	I	Positive terminal of external reference voltage to ADC	
	VeREF-	71	C9	46	I	Negative terminal of external reference voltage to ADC (recommended to connect to onboard ground)	

VCORE is for internal use only. No external current loading is possible. VCORE should only be connected to the recommended capacitor value, C_{VCORE} .



Table 4-2. Signal Descriptions (continued)

FUNCTION	0101141 114115	SI	GNAL NO	.(1)	SIGNAL	DECODIFICAL		
FUNCTION	SIGNAL NAME	PZ	ZXH	RGC	TYPE(2)	DESCRIPTION		
	UCA0CLK	5	B1	2	I/O	Clock signal input – eUSCI_A0 SPI slave mode Clock signal output – eUSCI_A0 SPI master mode		
	UCA0SIMO	7	D4	4	I/O	Slave in, master out – eUSCI_A0 SPI mode		
	UCA0SOMI	6	C4	3	I/O	Slave out, master in – eUSCI_A0 SPI mode		
	UCA0STE	4	A1	1	I/O	Slave transmit enable – eUSCI_A0 SPI mode		
	UCA3CLK	97	N/A	N/A	I/O	Clock signal input – eUSCI_A3 SPI slave mode Clock signal output – eUSCI_A3 SPI master mode		
	UCA3SIMO	99	N/A	N/A	I/O	Slave in, master out – eUSCI_A3 SPI mode		
	UCA3SOMI	98	N/A	N/A	I/O	Slave out, master in – eUSCI_A3 SPI mode		
	UCA3STE	96	N/A	N/A	I/O	Slave transmit enable – eUSCI_A3 SPI mode		
	UCB0CLK	9	C1	6	I/O	Clock signal input – eUSCI_B0 SPI slave mode Clock signal output – eUSCI_B0 SPI master mode		
	UCB0SIMO	10	D1	7	I/O	Slave in, master out – eUSCI_B0 SPI mode		
	UCB0SOMI	11	E1	8	I/O	Slave out, master in – eUSCI_B0 SPI mode		
SPI	UCB0STE	8	D3	5	I/O	Slave transmit enable – eUSCI_B0 SPI mode		
581	UCB1CLK	77	В9	N/A	I/O	Clock signal input – eUSCI_B1 SPI slave mode Clock signal output – eUSCI_B1 SPI master mode		
	UCB1SIMO	78	A8	N/A	I/O	Slave in, master out – eUSCI_B1 SPI mode		
	UCB1SOMI	79	A7	N/A	I/O	Slave out, master in – eUSCI_B1 SPI mode		
	UCB1STE	76	A9	N/A	I/O	Slave transmit enable – eUSCI_B1 SPI mode		
	UCB3CLK	1	N/A	N/A	I/O	Clock signal input – eUSCI_B3 SPI slave mode Clock signal output – eUSCI_B3 SPI master mode		
	UCB3CLK	31	G4	18	I/O	Clock signal input – eUSCI_B3 SPI slave mode Clock signal output – eUSCI_B3 SPI master mode		
	UCB3SIMO	2	N/A	N/A	I/O	Slave in, master out – eUSCI_B3 SPI mode		
	UCB3SIMO	80	B8	49	I/O	Slave in, master out – eUSCI_B3 SPI mode		
	UCB3SOMI	3	N/A	N/A	I/O	Slave out, master in – eUSCI_B3 SPI mode		
	UCB3SOMI	81	B7	50	I/O	Slave out, master in – eUSCI_B3 SPI mode		
	UCB3STE	30	H3	17	I/O	Slave transmit enable – eUSCI_B3 SPI mode		
	UCB3STE	100	N/A	N/A	I/O	Slave transmit enable – eUSCI_B3 SPI mode		
	NMI	83	B6	52	I	External nonmaskable interrupt		
System	RSTn	83	B6	52	I	External reset (active low)		
	SVMHOUT	60	G9	35	0	SVMH output		
Thermal	QFN Pad	N/A	N/A	Pad	_	QFN package exposed thermal pad. TI recommends connection to VSS.		

www.ti.com.cn

FUNCTION	CIONAL NAME	SIGNAL NO. (1)			SIGNAL	DESCRIPTION	
FUNCTION	SIGNAL NAME	PZ	ZXH	RGC	TYPE ⁽²⁾	DESCRIPTION	
	PM_TA1.1	29	G3	N/A	I/O	Default mapping: TA1 CCR1 capture: CCI1A input, compare: Out1	
	TA1.0	30	НЗ	17	I/O	TA1 CCR0 capture: CCI0A input, compare: Out0	
	TA2.0	31	G4	18	I/O	TA2 CCR0 capture: CCI0A input, compare: Out0	
	TA2.1	70	D9	45	I/O	TA2 CCR1 capture: CCI1A input, compare: Out1	
	TA2.2	71	C9	46	I/O	TA2 CCR2 capture: CCI2A input, compare: Out2	
	TA2.3	80	B8	49	I/O	TA2 CCR3 capture: CCl3A input, compare: Out3	
Timer	TA2.4	81	B7	50	I/O	TA2 CCR4 capture: CCI4A input, compare: Out4	
	TA2CLK	58	G7	33	I	TA2 input clock	
	TA3.0	24	N/A	N/A	I/O	TA3 CCR0 capture: CCI0A input, compare: Out0	
	TA3.1	25	N/A	N/A	I/O	TA3 CCR1 capture: CCI1A input, compare: Out1	
	TA3.2	46	N/A	N/A	I/O	TA3 CCR2 capture: CCI2A input, compare: Out2	
	TA3.3	74	N/A	N/A	I/O	TA3 CCR3 capture: CCl3A input, compare: Out3	
	TA3.4	75	N/A	N/A	I/O	TA3 CCR4 capture: CCI4A input, compare: Out4	
	TA3CLK	47	N/A	N/A	I	TA3 input clock	
	UCA0RXD	6	C4	3	I	Receive data – eUSCI_A0 UART mode	
LIADT	UCA0TXD	7	D4	4	0	Transmit data – eUSCI_A0 UART mode	
UART	UCA3RXD	98	N/A	N/A	I	Receive data – eUSCI_A3 UART mode	
	UCA3TXD	99	N/A	N/A	0	Transmit data – eUSCI_A3 UART mode	



4.4 Pin Multiplexing

Pin multiplexing for these devices is controlled by both register settings and operating modes (for example, if the device is in test mode). For details of the settings for each pin and diagrams of the multiplexed ports, see † 6.12.

4.5 Buffer Types

Table 4-3 describes the buffer types that are referenced in Table 4-1.

Table 4-3. Buffer Type

BUFFER TYPE (STANDARD)	NOMINAL VOLTAGE	HYSTERESIS	PU OR PD	NOMINAL PU OR PD STRENGTH (µA)	OUTPUT DRIVE STRENGTH (mA)	OTHER CHARACTERISTICS
Analog ⁽¹⁾	3.0 V	N	N/A	N/A	N/A	See analog modules in Specifications for details
HVCMOS	13.0 V	Y	N/A	N/A	See Typical Characteristics	
LVCMOS	3.0 V	Y ⁽²⁾	Programmable	See General- Purpose I/Os	See Typical Characteristics	
Power (DVCC) ⁽³⁾	3.0 V	N	N/A	N/A	N/A	SVSMH enables hysteresis on DVCC
Power (AVCC) ⁽³⁾	3.0 V	N	N/A	N/A	N/A	
Power (DVSS and AVSS) ⁽³⁾	0 V	N	N/A	N/A	N/A	

⁽¹⁾ This is a switch, not a buffer.

4.6 Connection for Unused Pins

Table 4-4 lists the correct termination of all unused pins.

Table 4-4. Connection for Unused Pins⁽¹⁾

PIN	POTENTIAL	COMMENT
AVCC	DV _{CC}	
AVSS	DV _{SS}	
Px.0 to Px.7	Open	Set to port function, output direction, and leave unconnected on the PC board
RSTn/NMI	DV _{CC} or V _{CC}	47-kΩ pullup with 1.1-nF pulldown.
PJ.4/TDI	Open	The JTAG TDI pin is shared with general-purpose I/O function (PJ.4). If not being used, this pin should be set to port function, output direction. When used as JTAG TDI pin, it should remain open.
PJ.5/TDO/SWO	DV _{CC} or V _{CC}	The JTAG TDO/SWO pin is shared with general-purpose I/O function (PJ.5). If not being used, this pin should be set to port function, output direction. When used as JTAG TDO/SWO pin, it should be pulled down externally.
SWDIOTMS	DV _{CC} or V _{CC}	This pin should be pulled up externally.
SWCLKTCK	DV _{SS} or V _{SS}	This pin should be pulled down externally.

⁽¹⁾ For any unused pin with a secondary function that is shared with general-purpose I/O, follow the guidelines for the Px.0 to Px.7 pins.

⁽²⁾ Only for input pins

⁽³⁾ This is supply input, not a buffer.

5 **Specifications**

Absolute Maximum Ratings⁽¹⁾ 5.1

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	MIN	MAX	UNIT
Voltage applied at DVCC and AVCC pins to V _{SS}	-0.3	4.17	V
Voltage difference between DVCC and AVCC pins (2)		±0.3	V
Voltage applied to any pin ⁽³⁾	-0.3	V_{CC} + 0.3 V (4.17 V MAX)	V
Diode current at any device pin		±2	mA
Storage temperature, T _{stg} ⁽⁴⁾	-40	125	°C
Maximum junction temperature, T _J		95	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 **ESD Ratings**

			VALUE	UNIT
\/	Flootroototic dicohorge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) (2)	±1000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽³⁾	±250	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.

5.3 **Recommended Operating Conditions**

Typical data are based on $V_{CC} = 3.0 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		At power-up (with internal V _{CC} supervision)	1.71		3.7	
V _{CC}	Supply voltage range at all DVCC and AVCC pins $^{(1)}$ $^{(2)}$ $^{(3)}$	Normal operation with internal V_{CC} supervision	1.71		3.7	V
		Normal operation without internal V _{CC} supervision	1.62		3.7	
V _{SS}	Supply voltage on all DVSS and AVSS p	ins		0		V
I _{INRUSH}	Inrush current into the V _{CC} pins ⁽⁴⁾				100	mA
f _{MCLK}	Frequency of the CPU and AHB clock in	the system ⁽⁵⁾	0		48	MHz
T _A	Operating free-air temperature		-40		85	°C
TJ	Operating junction temperature		-40		85	°C

⁽¹⁾ TI recommends powering AV_{CC} and DV_{CC} from the same source. A maximum difference of ±0.1 V between AV_{CC} and DV_{CC} can be tolerated during power up and operation. Refer to Section 5.4 for decoupling capacitor recommendations.

Voltage differences between DVCC and AVCC exceeding the specified limits may cause malfunction of the device.

All voltages referenced to V_{SS}.

Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

All pins pass HBM up to ±1000 V except the DVSS3 pin. The DVSS3 pin is used for TI internal test purposes. Connect the DVSS3 pin to supply ground on the customer application board.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.

Supply voltage must not change faster than 1 V/ms. Faster changes can cause the VCCDET to trigger a reset even within the recommended supply voltage range.

Modules may have a different supply voltage range specification. See the specification of the respective module in this data sheet.

Does not include I/O currents (driven by application requirements).

Operating frequency may require the flash to be accessed with wait states. Refer to Section 5.8 for further details.



5.4 Recommended External Components (1) (2) (3)

			MIN	TYP	MAX	UNIT
C	Canaditar on DVCC nin	For DC-DC operation (4)	3.3	4.7		
C _{DVCC}	Capacitor on DVCC pin	For LDO-only operation	3.3	4.7		μF
6	Conscitor on VCORE nin	For DC-DC operation, including capacitor tolerance	1.54	4.7	9	μF
C _{VCORE}	Capacitor on VCORE pin	For LDO-only operation, including capacitor tolerance	70	100	9000	nF
C _{AVCC}	Capacitor on AVCC pin		3.3	4.7		μF
L _{VSW}	Inductor between VSW and VC	ORE pins for DC-DC	3.3	4.7	13	μΗ
R _{LVSW-DCR}	/SW-DCR Allowed DCR for L _{VSW}			150	350	mΩ
I _{SAT-LVSW}	L _{VSW} saturation current	700			mA	

- (1) For optimum performance, select the component value to match the typical value given in the table.
- (2) Refer to the section on board guidelines for further details on component selection, placement as well as related PCB design guidelines.
- (3) Tolerance of the capacitance/inductance values should be taken into account when choosing a component, in order to ensure that the Min/Max ranges are never exceeded.
- (4) C_{DVCC} should not be smaller than C_{VCORE} .

5.5 Operating Mode V_{cc} Ranges

over operating free-air temperature (unless otherwise noted)

PARAMETER	OPERATING MODE	TEST CONDITIONS	MIN	MAX	UNIT
	AM_LDO_VCORE0	LDO active, SVSMH disabled	1.62	3.7	
V _{CC_LDO} (1) (2)	AM_LF_VCORE0 LPM0_LDO_VCORE0 LPM0_LF_VCORE0 LPM3_VCORE0 LPM3.5 AM_LDO_VCORE1 AM_LF_VCORE1 LPM0_LDO_VCORE1 LPM0_LDO_VCORE1 LPM0_LF_VCORE1 LPM3_VCORE1 LPM4_VCORE1	LDO active, SVSMH enabled	1.71	3.7	V
V _{CC_DCDC_DF0}	AM_DCDC_VCORE0 LPM0_DCDC_VCORE0 AM_DCDC_VCORE1 LPM0_DCDC_VCORE1	DC-DC active, DC-DC operation not forced (DCDC_FORCE = 0), SVSMH enabled or disabled ⁽³⁾	2.0	3.7	V
Vcc_dcdc_df1	AM_DCDC_VCORE0 LPM0_DCDC_VCORE0 AM_DCDC_VCORE1 LPM0_DCDC_VCORE1	DC-DC active, DC-DC operation forced (DCDC_FORCE = 1), SVSMH enabled or disabled	1.8	3.7	V
V (4)	LPM4.5	LDO disabled, SVSMH disabled	1.62	3.7	V
V _{CC_VCORE_OFF} (4)	LF IVI4.0	LDO disabled, SVSMH enabled	1.71	3.7	V

⁽¹⁾ Flash remains active only in active modes and LPM0 modes.

²⁾ Low frequency active, Low frequency LPM0, LPM3, LPM4, and LPM3.5 modes are based on LDO only.

⁽³⁾ When V_{CC} falls below the specified Min value, the DC-DC operation will switch to LDO automatically, as long as the V_{CC} drop is slower than the rate that is reliably detected. Refer to Table 5-19 for more details.

⁽⁴⁾ Core voltage is switched off in LPM4.5 mode.

www.ti.com.cn

5.6 Operating Mode CPU Frequency Ranges⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	OPERATING MODE	DESCRIPTION	f _{MCLK}	f _{MCLK}				
PARAMETER	OPERATING MODE	DESCRIPTION	MIN	MAX	UNIT			
f _{AM_LDO_VCORE0}	AM_LDO_VCORE0	Normal performance mode with LDO as the active regulator	0	24	MHz			
f _{AM_LDO_VCORE1}	AM_LDO_VCORE1	High performance mode with LDO as the active regulator	0	48	MHz			
f _{AM_DCDC_VCORE0}	AM_DCDC_VCORE0	Normal performance mode with DC-DC as the active regulator	0	24	MHz			
f _{AM_DCDC_VCORE1}	AM_DCDC_VCORE1	High performance mode with DC-DC as the active regulator	0	48	MHz			
f _{AM_LF_VCORE0}	AM_LF_VCORE0	Low-frequency mode with LDO as the active regulator	0	128	kHz			
f _{AM_LF_VCORE1}	AM_LF_VCORE1	Low-frequency mode with LDO as the active regulator	0	128	kHz			

⁽¹⁾ DMA can be operated at the same frequency as CPU.

5.7 Operating Mode Peripheral Frequency Ranges

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER					UNIT
	AM_LDO_VCORE0				
4	AM_DCDC_VCORE0	Peripheral frequency range in LDO or DC-DC	0	12	MHz
†AM_LPM0_VCORE0	LPM0_LDO_VCORE0	based active or LPM0 modes for VCORE0	U	12	IVI□Z
	LPM0_DCDC_VCORE0				
	AM_LDO_VCORE1				
4	AM_DCDC_VCORE1	Peripheral frequency range in LDO or DC-DC	0	0.4	N 41 1-
[†] AM_LPM0_VCORE1	LPM0_LDO_VCORE1	based active or LPM0 modes for VCORE1	0	24	MHz
	LPM0_DCDC_VCORE1				
	AM_LF_VCORE0				
4	AM_LF_VCORE1	Peripheral frequency range in low-frequency	0	400	1.11-
f _{AM_LPM0_LF}	LPM0_LF_VCORE0	active or low frequency LPM0 modes for VCORE0 and VCORE1	0	128	kHz
	LPM0_LF_VCORE1				
f. p. (1)	LPM3_VCORE0	Peripheral frequency in LPM3 mode for VCORE0	0	22.760	kHz
	LPM3_VCORE1	and VCORE1	0	32.768	KMZ
f _{LPM3.5} ⁽¹⁾	LPM3.5	Peripheral frequency in LPM3.5 mode	0	32.768	kHz

⁽¹⁾ Only RTC and WDT can be active.



Operating Mode Execution Frequency vs Flash Wait-State Requirements

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	NUMBER OF	FLASH READ	MAXIMUM SUPPORTED I	MCLK FREQUENCY ⁽¹⁾ , ⁽²⁾	
PARAMETER	FLASH WAIT STATES	MODE	AM_LDO_VCORE0, AM_DCDC_VCORE0	AM_LDO_VCORE1, AM_DCDC_VCORE1	UNIT
f _{MAX_NRM_FLWAIT0}	0	Normal read mode	16	24	MHz
f _{MAX_NRM_FLWAIT1}	1	Normal read mode	24	48	MHz
f _{MAX_ORM_FLWAIT0}	0	Other read modes (3)	8	12	MHz
f _{MAX_ORM_FLWAIT1}	1	Other read modes (3)	16	24	MHz
f _{MAX_ORM_FLWAIT2}	2	Other read modes ⁽³⁾	24	36	MHz
f _{MAX_ORM_FLWAIT3} 3		Other read modes ⁽³⁾	24	48	MHz

Violation of the maximum frequency limitation for a given wait-state configuration results in non-deterministic data or instruction fetches from the flash memory.

5.9 **Current Consumption During Device Reset**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1) (2) (3)

	PARAMETER	V _{cc}	MIN	TYP	MAX	UNIT
	Compart doning decises reset	2.2 V		510		
IRESET	Current during device reset	3.0 V		600	850	μA

Device held in reset through RSTn/NMI pin.

5.10 Current Consumption in LDO-Based Active Modes – Dhrystone 2.1 Program

over recommended operating free-air temperature (unless otherwise noted) (1) (2) (3) (4) (5)

PARAMETER	EXECUTION MEMORY	V _{cc}	MCLK =	1 MHz	MCLK =	8 MHz	MCLI 16 M		MCLI 24 M		MCLI 32 M		MCLI 40 M		MCLI 48 M		UNIT
	MEMORT		TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
I _{AM_LDO_VCORE0,Flash} (6) (7) (8)	Flash	3.0 V	490	625	1500	1700	2650	2950	3580	3900							μA
I _{AM_LDO_VCORE1,Flash} (6) (7) (8)	Flash	3.0 V	510	685	1650	1900	2970	3300	4260	4700	5300	5800	6500	7100	7700	8400	μΑ
I _{AM_LDO_VCORE0,SRAM} ⁽⁹⁾	SRAM	3.0 V	435	565	1070	1240	1800	2010	2530	2800							μΑ
I _{AM_LDO_VCORE1,SRAM} ⁽⁹⁾	SRAM	3.0 V	450	620	1160	1370	1980	2250	2800	3120	3650	4020	4470	4900	5280	5760	μA

⁽¹⁾ MCLK sourced by DCO.

In low-frequency active modes, the flash can always be accessed in zero wait-state because the maximum MCLK frequency is limited to 128 kHz.

Other read modes refer to Read Margin 0/1, Program Verify, and Erase Verify.

Current measured into V_{CC} . All other input pins tied to 0 V or V_{CC} . Outputs do not source or sync any current.

Current measured into V_{CC}.

All other input pins tied to 0 V or V_{CC}. Outputs do not source or sync any current.

All SRAM banks kept active.

All peripherals are inactive.

Device executing the Dhrystone 2.1 program. Code execution from Flash, stack, and data in SRAM.

Flash configured to minimum wait states required to support operation at given frequency and core voltage level.

Flash instruction and data buffers are enabled (BUFI = BUFD = 1).

Device executing the Dhrystone 2.1 program. Code execution from SRAM, stack and data in SRAM.

www.ti.com.cn

5.11 Current Consumption in DC-DC-Based Active Modes – Dhrystone 2.1 Program

over recommended operating free-air temperature (unless otherwise noted) (1) (2) (3) (4) (5)

PARAMETER	EXECUTION MEMORY	V _{cc}	MCLK =	1 MHz	MCLK =	8 MHz	MCLI 16 M		MCLI 24 M	-	MCLF 32 M		MCLI 40 M		MCLI 48 M		UNIT
	WEWORT		TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
I _{AM_DCDC_VCORE0,Flash} (6) (7) (8)	Flash	3.0 V	400	475	925	1050	1530	1720	2060	2300							μΑ
I _{AM_DCDC_VCORE1,Flash} (6) (7) (8)	Flash	3.0 V	430	550	1100	1280	1880	2140	2650	3000	3290	3700	4020	4500	4720	5300	μΑ
I _{AM_DCDC_VCORE0,SRAM} ⁽⁹⁾	SRAM	3.0 V	370	450	680	780	1040	1180	1410	1600							μΑ
I _{AM_DCDC_VCORE1,SRAM} (9)	SRAM	3.0 V	390	510	790	940	1250	1440	1720	1960	2200	2480	2670	3000	3050	3420	μΑ

- MCLK sourced by DCO.
- Current measured into V_{CC} . All other input pins tied to 0 V or V_{CC} . Outputs do not source or sync any current.
- All SRAM banks kept active.
- (5) All peripherals are inactive.
- Device executing the Dhrystone 2.1 program. Code execution from Flash. Stack and data in SRAM.
- Flash configured to minimum wait states required to support operation at given frequency and core voltage level.
- Flash instruction and data buffers are enabled (BUFI = BUFD = 1).
- Device executing the Dhrystone 2.1 program. Code execution from SRAM. Stack and data in SRAM.

Current Consumption in Low-Frequency Active Modes – Dhrystone 2.1 Program


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1) (2) (3) (4) (5)

PARAMETER	EXECUTION	V	-40	Ĵ	25°	C	60°	Õ	85°	C	UNIT			
PARAMETER	MEMORY	MEMORY	MEMORY	MEMORY	V _{CC}	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNII
(6) (7) (8)	Floob	2.2 V	75		80		95		115		^			
I _{AM_LF_VCORE0} , Flash ⁽⁶⁾ (7) (8)	Flash	3.0 V	78		83	100	98		118	200	μА			
(6) (7) (8)	Flash	2.2 V	78		85		105		125		^			
I _{AM_LF_VCORE1} , Flash (6) (7) (8)	FlaSii	3.0 V	81		88	110	108		128	245	μΑ			
(9)	SRAM	2.2 V	68		73		90		105		^			
I _{AM_LF_VCORE0} , SRAM ⁽⁹⁾	SKAIVI	3.0 V	71		76	92	93		108	190	μА			
(9)	CDAM	2.2 V	70		77		98		117		^			
AM_LF_VCORE1, SRAM ⁽⁹⁾	SRAM	3.0 V	73		90	102	101		120	235	μА			


- Current measured into V_{CC}.
- All other input pins tied to 0 V or V_{CC} . Outputs do not source or sync any current. MCLK sourced by REFO at 128 kHz.
- All peripherals are inactive.
- SRAM banks 0 and 1 enabled for execution from flash, and SRAM banks 0 to 3 enabled for execution from SRAM. (5)
- Flash configured to 0 wait states.
- Device executing the Dhrystone 2.1 program. Code execution from Flash. Stack and data in SRAM.
- Flash instruction and data buffers are enabled (BUFI = BUFD = 1).
- Device executing the Dhrystone 2.1 program. Code execution from SRAM. Stack and data also in SRAM.



5.12 Typical Characteristics of Active Mode Currents for CoreMark Program




5.13 Typical Characteristics of Active Mode Currents for Prime Number Program






5.14 Typical Characteristics of Active Mode Currents for Fibonacci Program




5.15 Typical Characteristics of Active Mode Currents for While(1) Program





5.16 Typical Characteristics of Low-Frequency Active Mode Currents for CoreMark Program



INSTRUMENTS

5.17 Current Consumption in LDO-Based LPM0 Modes

over recommended operating free-air temperature (unless otherwise noted) (1) (2) (3) (4) (5) (6)

PARAMETER	V _{CC}	MCL 1 M	.K = lHz	MCL 8 M		MCL 16 N		MCL 24 N		MCL 32 N		MCL 40 N		MCL 48 N		UNIT
		TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
	2.2 V	355	485	465	605	590	735	710	860							
ILPM0_LDO_VCORE0	3.0 V	355	485	465	605	590	735	710	860							μΑ
	2.2 V	365	530	495	665	640	820	775	970	965	1160	1130	1330	1235	1450	
ILPM0_LDO_VCORE1	3.0 V	365	530	495	665	640	820	775	970	965	1160	1130	1330	1230	1450	μΑ

- MCLK sourced by DCO.
- Current measured into V_{CC}.
- All other input pins tied to 0 V or V_{CC}. Outputs do not source or sync any current.
- CPU is OFF, Flash or SRAM not being accessed.
- All SRAM banks kept active.
- All peripherals are inactive.

5.18 Current Consumption in DC-DC-Based LPM0 Modes

over recommended operating free-air temperature (unless otherwise noted) (1) (2) (3) (4) (5) (6)

PARAMETER	V _{cc}	MCL 1 M	.K = Hz	MCL 8 M		MCL 16 N		MCL 24 N		MCL 32 N		MCL 40 N		MCL 48 N		UNIT
		TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	
	2.2 V	330	425	400	510	485	600	570	690							
LPM0_DCDC_VCORE0	3.0 V	325	400	380	460	440	530	510	610							μA
	2.2 V	350	485	445	590	555	710	660	820	810	970	935	1110	1020	1200	
ILPM0_DCDC_VCORE1	3.0 V	345	450	420	530	500	620	585	720	700	830	800	940	870	1020	μΑ

- MCLK sourced by DCO.
- Current measured into V_{CC} . All other input pins tied to 0 V or V_{CC} . Outputs do not source or sync any current.
- CPU is OFF, Flash or SRAM not being accessed.
- All SRAM banks kept active.
- All peripherals are inactive.

5.19 Current Consumption in Low-Frequency LPM0 Modes

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1) (2) (3) (4) (5) (6)

PARAMETER	V	-40°C		25°C		60°C		85°C		UNIT	
PARAMETER	V _{CC}	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	CIVIT	
1	2.2 V	58		63		78		94		^	
ILPM0_LF_VCORE0	3.0 V	61		66	82	81		97	180	μА	
	2.2 V	60		66		84		104		^	
LPM0_LF_VCORE1	3.0 V	63		69	90	87		107	220	μА	

- (1) Current measured into V_{CC}.
- All other input pins tied to 0 V or V_{CC}. Outputs do not source or sync any current.
- MCLK sourced by REFO at 128 kHz.
- (4) All peripherals are inactive.
- Bank 0 of SRAM kept active. Rest of the banks are powered down.
- CPU is OFF, Flash or SRAM not being accessed.



5.20 Current Consumption in LPM3, LPM4 Modes

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1) (2) (3) (4) (5) (6)

DADAMETER	, , , , , , , , , , , , , , , , , , ,	-40°	С	25°0	;	60°C	;	85°C	;	UNIT
PARAMETER	V _{CC}	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNII
(7) (8)	2.2 V	0.52		0.64		1.11		2.43		
I _{LPM3_VCORE0_RTCLF} (7) (8)	3.0 V	0.54		0.66	0.85	1.13		2.46	5	μΑ
(9) (8)	2.2 V	0.85		1.07		1.55		2.89		^
I _{LPM3_VCORE0_RTCREFO} (9) (8)	3.0 V	0.95		1.16	1.35	1.64		2.98	5.6	μА
(7) (8)	2.2 V	0.72		0.93		1.47		2.95		^
I _{LPM3_VCORE1_RTCLF} (7) (8)	3.0 V	0.75		0.95	1.35	1.5		2.98	6	μΑ
(9) (8)	2.2 V	1.04		1.3		1.87		3.34		
I _{LPM3_VCORE1_RTCREFO} (9) (8)	3.0 V	1.14		1.4	1.7	1.96		3.44	6.5	μΑ
(10)	2.2 V	0.37		0.48		0.92		2.19		^
I _{LPM4_VCORE0} (10)	3.0 V	0.4		0.5	0.65	0.94		2.2	4.8	μΑ
I _{LPM4_VCORE1} (10)	2.2 V	0.54		0.7		1.2		2.58		^
	3.0 V	0.56		0.72	0.98	1.23		2.6	5.6	μА

- Current measured into V_{CC}.
- All other input pins tied to 0 V or V_{CC}. Outputs do not source or sync any current.
- CPU is OFF, Flash powered down.
- Bank 0 of SRAM retained, all other banks powered down.
- (5) Refer to Table 5-47 for details on additional current consumed for each extra Bank that is enabled for retention.
- SVSMH is disabled.
- RTC sourced by LFXT. Effective load capacitance of LF crystal is 3.7 pF.
- WDT module is disabled.
- (9) RTC sourced by REFO.
- (10) RTC and WDT modules disabled.

5.21 Current Consumption in LPM3.5, LPM4.5 Modes

PARAMETER	,,	-40°C		25°C		60°C		85°C			
PARAMETER	V _{CC}	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNIT	
(3) (4) (5) (6) (7)	2.2 V	0.48		0.6		1.07		2.36		^	
I _{LPM3.5_RTCLF} (3) (4) (5) (6) (7)	3.0 V	0.5		0.63	0.81	1.1		2.38	4.9	μΑ	
(3) (4) (8) (6) (7)	2.2 V	0.82		1.03		1.52		2.81		۸	
I _{LPM3.5_RTCREFO} (3) (4) (8) (6) (7)	3.0 V	0.92		1.12	1.3	1.61		2.9	5.5	μΑ	
I _{LPM4.5} ⁽⁹⁾ ⁽⁷⁾	2.2 V	10		20		45		125		Λ	
	3.0 V	15		25	35	50		150	300	nA	

- Current measured into V_{CC} . All other input pins tied to 0 V or V_{CC} . Outputs do not source or sync any current.
- CPU and Flash are powered down.
- Bank 0 of SRAM retained, all other banks powered down.
- RTC sourced by LFXT. Effective load capacitance of LF crystal is 3.7 pF. (5)
- WDT module is disabled.
- SVSMH is disabled. (7)
- RTC sourced by REFO.
- No core voltage. CPU, Flash and all banks of SRAM powered down.

5.22 Current Consumption of Digital Peripherals

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS	TYP	MAX	UNIT
I _{TIMER_A}	Timer_A configured as PWM timer with 50% duty cycle	5		μΑ/MHz
I _{TIMER32}	Timer32 enabled	3.5		µA/MHz
I _{UART}	eUSCI_A configured in UART mode.	6.5		µA/MHz
I _{SPI}	eUSCI_A configured in SPI master mode	5		µA/MHz
I _{I2C}	eUSCI_B configured in I ² C master mode	5		µA/MHz
I_{WDT_A}	WDT_A configured in interval timer mode	6		µA/MHz
I _{RTC_C}	RTC_C enabled and sourced from 32-kHz LFXT	100		nA
I _{AES256}	AES256 active.	19		µA/MHz
I _{CRC32}	CRC32 active.	2		µA/MHz

⁽¹⁾ Measured with VCORE = 1.2 V.

5.23 Thermal Resistance Characteristics

	THERMAL METRICS ⁽¹⁾	PACKAGE	VALUE ⁽²⁾	UNIT
$R\theta_{JA}$	Junction-to-ambient thermal resistance, still air (3)		50.9	°C/W
$R\theta_{JC(TOP)}$	Junction-to-case (top) thermal resistance (4)		9.7	°C/W
$R\theta_{JB}$	Junction-to-board thermal resistance (5)	LQFP-100 (PZ)	27.2	°C/W
Ψ_{JB}	Junction-to-board thermal characterization parameter	LQFF-100 (FZ)	26.9	°C/W
Ψ_{JT}	Junction-to-top thermal characterization parameter		0.2	°C/W
$R\theta_{JC(BOTTOM)}$	Junction-to-case (bottom) thermal resistance (6)		N/A	°C/W
$R\theta_{JA}$	Junction-to-ambient thermal resistance, still air (3)		58.1	°C/W
$R\theta_{JC(TOP)}$	Junction-to-case (top) thermal resistance (4)		26.1	°C/W
$R\theta_{JB}$	Junction-to-board thermal resistance (5)	NEDCA 90 (ZVII)	22.6	°C/W
Ψ_{JB}	Junction-to-board thermal characterization parameter	NFBGA-80 (ZXH)	22.0	°C/W
Ψ_{JT}	Junction-to-top thermal characterization parameter		0.5	°C/W
$R\theta_{JC(BOTTOM)}$	Junction-to-case (bottom) thermal resistance (6)		N/A	°C/W
$R\theta_{JA}$	Junction-to-ambient thermal resistance, still air (3)		29.4	°C/W
$R\theta_{JC(TOP)}$	Junction-to-case (top) thermal resistance (4)		14.8	°C/W
$R\theta_{JB}$	Junction-to-board thermal resistance (5)	\(\OEN 64 \(\DCC\)	8.3	°C/W
Ψ_{JB}	Junction-to-board thermal characterization parameter	VQFN-64 (RGC)	8.2	°C/W
Ψ_{JT}	Junction-to-top thermal characterization parameter		0.2	°C/W
$R\theta_{JC(BOTTOM)}$	Junction-to-case (bottom) thermal resistance (6)		1.0	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

⁽²⁾ N/A = not applicable

⁽³⁾ The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

⁽⁴⁾ The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

⁽⁵⁾ The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

⁽⁶⁾ The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



5.24 Timing and Switching Characteristics

5.24.1 Reset Timing

Table 5-1 lists the latencies to recover from different types of resets.

Table 5-1. Reset Recovery Latencies

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)

	PARAMETER	MIN	TYP	MAX	UNIT
t _{SOFT}	Latency from release of soft reset to first CPU instruction fetch		5		MCLK cycles
t _{HARD}	Latency from release of hard reset to release of soft reset		25		MCLK cycles
t _{POR}	Latency from release of device POR to release of hard reset		15	25	μs
t _{COLDPWR,100 nF}	Latency from a cold power-up condition to release of device POR, C_{VCORE} = 100 nF		300	400	μs
t _{COLDPWR,4.7 µ} F	Latency from a cold power-up condition to release of device POR, C_{VCORE} = 4.7 μF		400	500	μs

⁽¹⁾ Refer to # 6.8.1 for details on the various classes of resets on the device

Table 5-2 lists the latencies to recover from an external reset applied on RSTn pin.

Table 5-2. External Reset Recovery Latencies⁽¹⁾

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
t _{AM_RSTn}	External reset applied when device is in LDO or DC-DC based active modes, MCLK = 1 to 48 MHz	5	ms
t _{AMLF_RSTn, 128 kHz}	External reset applied when device is in low-frequency active modes, MCLK = 128 kHz	5.5	ms
t _{AMLF_RSTn, 32 kHz}	External reset applied when device is in low-frequency active modes, MCLK = 32.768 kHz	6.5	ms
t _{LPM0_RSTn}	External reset applied when device is in LDO or DC-DC based LPM0 modes, MCLK = 1 to 48 MHz	5	ms
t _{LPM0LF_RSTn} , 128 kHz	External reset applied when device is in low-frequency LPM0 modes, MCLK = 128 kHz	5.5	ms
t _{LPM0LF_RSTn} , 32 kHz	External reset applied when device is in low-frequency LPM0 modes, MCLK = 32.768 kHz	6.5	ms
t _{LPM3_LPM4_RSTn}	External reset applied when device is in LPM3 or LPM4 modes, MCLK = 24 or 48 MHz while entering LPM3 or LPM4 modes	5	ms
t _{LPMx.5_RSTn}	External reset applied when device is in LPM3.5 or LPM4.5 modes	5	ms

⁽¹⁾ External reset is applied on RSTn pin, and the latency is measured from release of external reset to start of user application code.

5.24.2 Mode Transition Timing

Table 5-3 lists the latencies required to change between different active modes.

Table 5-3. Active Mode Transition Latencies

PARAMETER	ORIGINAL OPERATING MODE	FINAL OPERATING MODE	TEST CONDITIONS	TYP	MAX	UNIT
toff_AMLDO0	Power Off	AM_LDO_VCORE0	From V _{CC} reaching 1.71 V to start of user application code		6	ms
t _{AMLDO0_} AMLDO1	AM_LDO_VCORE0	AM_LDO_VCORE1	Transition from AM_LDO_VCORE0 to AM_LDO_VCORE1 MCLK frequency = 24 MHz	300	350	μs
t _{AMLDO1_AMLDO0}	AM_LDO_VCORE1	AM_LDO_VCORE0	Transition from AM_LDO_VCORE1 to AM_LDO_VCORE0 MCLK frequency = 24 MHz	4	5	μs
t _{AMLDO0_AMDCDC0}	AM_LDO_VCORE0	AM_DCDC_VCORE0	Transition from AM_LDO_VCORE0 to AM_DCDC_VCORE0 MCLK frequency = 24 MHz	20	30	μs
t _{AMDCDC0_AMLDO0}	AM_DCDC_VCORE0	AM_LDO_VCORE0	Transition from AM_DCDC_VCORE0 to AM_LDO_VCORE0 MCLK frequency = 24 MHz	10	15	μs
t _{AMLDO1_AMDCDC1}	AM_LDO_VCORE1	AM_DCDC_VCORE1	Transition from AM_LDO_VCORE1 to AM_DCDC_VCORE1 MCLK frequency = 48 MHz	20	30	μs
t _{AMDCDC1_AMLDO1}	AM_DCDC_VCORE1	AM_LDO_VCORE1	Transition from AM_DCDC_VCORE1 to AM_LDO_VCORE1 MCLK frequency = 48 MHz	10	15	μs
t _{AMLDO0_AMLF0}	AM_LDO_VCORE0	AM_LF_VCORE0	Transition from AM_LDO_VCORE0 to AM_LF_VCORE0 SELM = 2, REFO frequency = 128 kHz	90	100	μs
t _{AMLF0_AMLDO0}	AM_LF_VCORE0	AM_LDO_VCORE0	Transition from AM_LF_VCORE0 to AM_LDO_VCORE0 SELM = 2, REFO frequency = 128 kHz	50	60	μs
t _{AMLDO1_AMLF1}	AM_LDO_VCORE1	AM_LF_VCORE1	Transition from AM_LDO_VCORE1 to AM_LF_VCORE1 SELM = 2, REFO frequency = 128 kHz	90	100	μs
t _{AMLF1_AMLDO1}	AM_LF_VCORE1	AM_LDO_VCORE1	Transition from AM_LF_VCORE1 to AM_LDO_VCORE1 SELM = 2, REFO frequency = 128 kHz	50	60	μs



Table 5-4 lists the latencies required to change between different active and LPM0 modes.

Table 5-4. LPM0 Mode Transition Latencies

PARAMETER	ORIGINAL OPERATING MODE	FINAL OPERATING MODE	TEST CONDITIONS	TYP I	ΙΑΧ	UNIT
t _{AMLDOx_LPM0LDOx} (1)	AM_LDO_VCOREx	LPM0_LDO_VCOREx	Transition from AM_LDO_VCORE0/1 to LPM0_LDO_VCORE0/1	1		MCLK cycles
t _{LPM0LDOx_AMLDOx} (2)	LPM0_LDO_VCOREx	AM_LDO_VCOREx	Transition from LPM0_LDO_VCORE0/1 to AM_LDO_VCORE0/1 through I/O interrupt	3	4	MCLK cycles
t _{AMDCDCx_LPM0DCDCx} ⁽¹⁾	AM_DCDC_VCOREx	LPM0_DCDC_VCOREx	Transition from AM_DCDC_VCORE0/1 to LPM0_DCDC_VCORE0/1	1		MCLK cycles
t_PM0DCDCx_AMDCDCx ⁽²⁾	LPM0_DCDC_VCOREx	AM_DCDC_VCOREx	Transition from LPM0_DCDC_VCORE0/1 to AM_DCDC_VCORE0/1 through I/O interrupt	3	4	MCLK cycles
t _{AMLFx_LPM0LFx} ⁽¹⁾	AM_LF_VCOREx	LPM0_LF_VCOREx	Transition from AM_LF_VCORE0/1 to LPM0_LF_VCORE0/1	1		MCLK cycles
t _{LPMOLFx_AMLFx} (2)	LPM0_LF_VCOREx	AM_LF_VCOREx	Transition from LPM0_LF_VCORE0/1 to AM_LF_VCORE0/1 through I/O interrupt	3	4	MCLK cycles

 ⁽¹⁾ This is the latency between execution of WFI instruction by CPU to assertion of SLEEPING signal at CPU output.
 (2) This is the latency between I/O interrupt event to deassertion of SLEEPING signal at CPU output.

modes.

www.ti.com.cn

Table 5-5 lists the latencies required to change between different active modes and LPM3 or LPM4

Table 5-5. LPM3, LPM4 Mode Transition Latencies

PARAMETER	ORIGINAL OPERATING MODE	FINAL OPERATING MODE	TEST CONDIT	TIONS	TYP	MAX	UNIT
t _{AMLDO0_LPMx0} (1)	AM_LDO_VCORE0	LPM3_LPM4_VCORE0	Transition from AM_LDO_VCORE0 to LPM3 or LPM4 at VCORE0	SELM = 3. DCO frequency = 24 MHz	22	24	μs
t _{LPMx0_AMLDO0_NORIO} (2)	LPM3_LPM4_VCORE0	AM_LDO_VCORE0	Transition from LPM3 or LPM4 at VCORE0 to AM_LDO_VCORE0 through wake-up event from non- glitch filter type I/O	SELM = 3. DCO frequency = 24 MHz	8	9	μs
t _{LPMx0_AMLDO0_GFLTIO} (2)	LPM3_LPM4_VCORE0	AM_LDO_VCORE0	Transition from LPM3 or LPM4 at VCORE0 to AM_LDO_VCORE0 through wake-up event from glitch filter type I/O, GLTFLT_EN = 1	SELM = 3. DCO frequency = 24 MHz	9	10	μs
t _{AMLDO1_LPMx1} (1)	AM_LDO_VCORE1	LPM3_LPM4_VCORE1	Transition from AM_LDO_VCORE1 to LPM3 or LPM4 at VCORE1	SELM = 3. DCO frequency = 48 MHz	21	23	μs
t _{LPMx1_AMLDO1_NORIO} (2)	LPM3_LPM4_VCORE1	AM_LDO_VCORE1	Transition from LPM3 or LPM4 at VCORE1 to AM_LDO_VCORE1 through wake-up event from non- glitch filter type I/O	SELM = 3. DCO frequency = 48 MHz	7.5	8	μs
t _{LPMx1_AMLDO1_GFLTIO} (2)	LPM3_LPM4_VCORE1	AM_LDO_VCORE1	Transition from LPM3 or LPM4 at VCORE1 to AM_LDO_VCORE1 through wake-up event from glitch filter type I/O, GLTFLT_EN = 1	SELM = 3. DCO frequency = 48 MHz	8	9	μs
t _{AMLFx_LPMx_128k} (1)	AM_LF_VCOREx	LPM3_LPM4_VCOREx	Transition from AM_LF_VCORE0/1 to LPM3 or LPM4 at VCORE0/1	SELM = 2. REFO frequency = 128 kHz	240	260	μs
t _{AMLFx_LPMx_32k} (1)	AM_LF_VCOREx	LPM3_LPM4_VCOREx	Transition from AM_LF_VCORE0/1 to LPM3 or LPM4 at VCORE0/1	SELM = 0. LFXT frequency = 32.768 kHz	880	900	μs
tlpmx_amlfx_norio_128k (2)	LPM3_LPM4_VCOREx	AM_LF_VCOREx	Transition from LPM3 or LPM4 at VCORE0/1 to AM_LF_VCORE0/1 through wake-up event from non- glitch filter type I/O	SELM = 2. REFO frequency = 128 kHz	45	50	μs
t _{LPMx_AMLFx_NORIO_32k} (2)	LPM3_LPM4_VCOREx	AM_LF_VCOREx	Transition from LPM3 or LPM4 at VCORE0/1 to AM_LF_VCORE0/1 through wake-up event from non- glitch filter type I/O	SELM = 0. LFXT frequency = 32.768 kHz	150	170	μs

⁽¹⁾ This is the latency from WFI instruction execution by CPU to LPM3 or LPM4 entry.

⁽²⁾ This is the latency from I/O wake-up event to MCLK clock start at device pin.

Table 5-6 lists the latencies required to change to and from LPM3.5 and LPM4.5 modes.

Table 5-6. LPM3.5, LPM4.5 Mode Transition Latencies

PARAMETER	ORIGINAL OPERATING MODE	FINAL OPERATING MODE	TEST CONDITIONS	TYP	MAX	UNIT
t _{AMLDOx_LPM3.5} ⁽¹⁾	AM_LDO_VCOREx	LPM3.5	Transition from AM_LDO_VCORE0/1 to LPM3.5	25	30	μs
t _{AMDCDCx_LPM3.5} ⁽¹⁾	AM_DCDC_VCOREx	LPM3.5	Transition from AM_DCDC_VCORE0/1 to LPM3.5	35	50	μs
t _{AMLFx_LPM3.5} ⁽¹⁾	AM_LF_VCOREx	LPM3.5	Transition from AM_LF_VCORE0/1 to LPM3.5	225	250	μs
t _{AMLDOx_LPM4.5} (2)	AM_LDO_VCOREx	LPM4.5	Transition from AM_LDO_VCORE0/1 to LPM4.5	25	30	μs
t _{AMDCDCx_LPM4.5} (2)	AM_DCDC_VCOREx	LPM4.5	Transition from AM_DCDC_VCORE0/1 to LPM4.5	35	50	μs
t _{AMLFx_LPM4.5} ⁽²⁾	AM_LF_VCOREx	LPM4.5	Transition from AM_LF_VCORE0/1 to LPM4.5	250	270	μs
t _{LPM3.5_AMLDO0} (3)	LPM3.5	AM_LDO_VCORE0	Transition from LPM3.5 to AM_LDO_VCORE0	0.7	0.8	ms
tLPM4.5_AMLDO0_SVSMON, 100 nF (3)	LPM4.5	AM_LDO_VCORE0	Transition from LPM4.5 to AM_LDO_VCORE0, SVSMH enabled while in LPM4.5, C _{VCORE} = 100 nF	0.8	0.9	ms
tlpm4.5_amld00_svsmon, 4.7 µF ⁽³⁾	LPM4.5	AM_LDO_VCORE0	Transition from LPM4.5 to AM_LDO_VCORE0, SVSMH enabled while in LPM4.5, $C_{VCORE} = 4.7 \ \mu F$	0.9	1	ms
tLPM4.5_AMLDO0_SVSMOFF, 100 nF (3)	LPM4.5	AM_LDO_VCORE0	Transition from LPM4.5 to AM_LDO_VCORE0, SVSMH disabled while in LPM4.5, C _{VCORE} = 100 nF	1	1.1	ms
tlpm4.5_amldoo_svsmoff, 4.7 µF (3)	LPM4.5	AM_LDO_VCORE0	Transition from LPM4.5 to AM_LDO_VCORE0, SVSMH disabled while in LPM4.5, $C_{VCORE} = 4.7 \ \mu F$	1.1	1.2	ms

This is the latency from WFI instruction execution by CPU to LPM3.5 mode entry. This is the latency from WFI instruction execution by CPU to LPM4.5 mode entry.

⁽³⁾ This is the latency from I/O wake-up event to start of user application code.

5.24.3 Clock Specifications

Table 5-7 lists the input requirement for the low-frequency crystal oscillator, LFXT.

Table 5-7. Low-Frequency Crystal Oscillator, LFXT, Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ESR	Crystal equivalent series resistance	f _{OSC} = 32.768 kHz	16	40	65	kΩ
C _{LFXT}	Capacitance from LFXT input to ground and from LFXT output to ground ⁽¹⁾		7.4	12	24	pF
C _{SHUNT}	Crystal shunt capacitance		0.6	8.0	1.6	рF
C _m	Crystal motional capacitance		1	2	10	fF

⁽¹⁾ Does not include board parasitics. Package and board add additional capacitance to C_{LFXT}.

Table 5-8 lists the characteristics of the low-frequency crystal oscillator, LFXT.

Table 5-8. Low-Frequency Crystal Oscillator, LFXT

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
	Current consumption (1)	$ \begin{aligned} f_{OSC} &= 32.768 \text{ kHz}, \\ \text{LFXTBYPASS} &= 0, \text{LFXTDRIVE} = \{0\}, \\ C_{\text{L,eff}} &= 3.7 \text{ pF} \\ \text{Typical ESR, } C_{\text{SHUNT}} \end{aligned} $			100		
lvcc,lfxt		$ \begin{aligned} &f_{OSC} = 32.768 \text{ kHz}, \\ &\text{LFXTBYPASS} = 0, \text{LFXTDRIVE} = \{1\}, \\ &C_{L,eff} = 6 \text{ pF}, \\ &\text{Typical ESR, } C_{SHUNT} \end{aligned} $	3.0 V	120			m A
		$ \begin{aligned} f_{OSC} &= 32.768 \text{ kHz}, \\ \text{LFXTBYPASS} &= 0, \text{LFXTDRIVE} = \{2\}, \\ C_{\text{L,eff}} &= 9 \text{ pF}, \\ \text{Typical ESR, } C_{\text{SHUNT}} \end{aligned} $	3.0 V		150		nA
		$ \begin{aligned} &f_{OSC} = 32.768 \text{ kHz,} \\ &\text{LFXTBYPASS} = 0, \text{LFXTDRIVE} = \{3\}, \\ &C_{L,eff} = 12 \text{ pF,} \\ &\text{Typical ESR, } C_{SHUNT} \end{aligned} $			170		
f _{LFXT}	LFXT oscillator crystal frequency	LFXTBYPASS = 0 ⁽²⁾			32.768		kHz
DC_{LFXT}	LFXT oscillator duty cycle	$f_{LFXT} = 32.768 \text{ kHz}^{(2)}$		30%		70%	
f _{LFXT,SW}	LFXT oscillator logic-level square-wave input frequency	LFXTBYPASS = 1 (3) (4)		10	32.768	50	kHz
DC _{LFXT} , sw	LFXT oscillator logic-level square-wave input duty cycle	LFXTBYPASS = 1		30%		70%	
Oscillation allowance	Oscillation allowance for	LFXTBYPASS = 0, LFXTDRIVE = $\{1\}$, f_{LFXT} = 32.768 kHz, $C_{L,eff}$ = 6 pF		200	240		kΩ
OA _{LFXT}	LF crystals ⁽⁵⁾	LFXTBYPASS = 0, LFXTDRIVE = $\{3\}$, f_{LFXT} = 32.768 kHz, $C_{L,eff}$ = 12 pF		300	340		K12

⁽¹⁾ Total current measured on both AVCC and DVCC supplies.

Measured at ACLK pin.

When LFXTBYPASS is set, LFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet. Duty cycle requirements are defined by DC_{I EXT. SW}.

Maximum frequency of operation of the entire device cannot be exceeded.

Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the LFXTDRIVE settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:

For LFXTDRIVE = $\{0\}$, $C_{L,eff} = 3.7 \text{ pF}$. For LFXTDRIVE = $\{1\}$, $6 \text{ pF} \le C_{L,eff} \le 9 \text{ pF}$. For LFXTDRIVE = $\{2\}$, $6 \text{ pF} \le C_{L,eff} \le 10 \text{ pF}$.

For LFXTDRIVE = $\{3\}$, 6 pF \leq C_{L,eff} \leq 12 pF.



Low-Frequency Crystal Oscillator, LFXT (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT	
C _{LFXIN}	Integrated load capacitance at LFXIN terminal (6) (7)				2		pF	
C _{LFXOUT}	Integrated load capacitance at LFXOUT terminal (6) (7)				2		pF	
t _{START,LFXT} Start-u _l	Chart up time (8)	$ \begin{aligned} &f_{OSC} = 32.768 \text{ kHz}, \\ &\text{LFXTBYPASS} = 0, \text{LFXTDRIVE} = \{0\}, \\ &C_{\text{L,eff}} = 3.7 \text{ pF}, \\ &\text{Typical ESR, } C_{\text{SHUNT}}, \\ &\text{FCNTLF_EN} = 0^{(2)} \end{aligned} $	201		1.1			
	Start-up time (8)	$ \begin{aligned} &f_{OSC} = 32.768 \text{ kHz}, \\ &\text{LFXTBYPASS} = 0, \text{LFXTDRIVE} = \{3\}, \\ &C_{\text{L,eff}} = 12 \text{ pF}, \\ &\text{Typical ESR, } C_{\text{SHUNT}}, \\ &\text{FCNTLF_EN} = 0^{(2)} \end{aligned} $	3.0 V		1.3		S	
f _{Fault,LFXT}	Oscillator fault frequency (9) (10)			1		3	kHz	

- (6) This represents all the parasitic capacitance present at the LFXIN and LFXOUT terminals, respectively, including parasitic bond and package capacitance. The effective load capacitance, CL,eff can be computed as CIN x COUT / (CIN + COUT), where CIN and COUT are the total capacitance at the LFXIN and LFXOUT terminals, respectively.
- (7) Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended effective load capacitance values supported are 3.7 pF, 6 pF, 9 pF, and 12 pF. Maximum shunt capacitance of 1.6 pF. Because the PCB adds additional capacitance, so it must also be considered in the overall capacitance. TI recommends verifying that the recommended effective load capacitance of the selected crystal is met.
- (8) Does not include programmable start-up counter.
- (9) Frequencies above the MAX specification do not set the fault flag. Frequencies in between the MIN and MAX specification may set the flag. A static condition or stuck at fault condition will set the fault flag.
- (10) Measured with logic-level input frequency but also applies to operation with crystals.

Table 5-9 lists the input requirements for the high-frequency crystal oscillator, HFXT.

Table 5-9. High-Frequency Crystal Oscillator, HFXT, Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f _{OSC} = 1 MHz to ≤ 4 MHz		75	150	
ESR		f _{OSC} = > 4 MHz to ≤ 8 MHz		75	150	Ω
	Crystal aguivalent parios registance	f _{OSC} = > 8 MHz to ≤ 16 MHz		40	80	
	Crystal equivalent series resistance	f _{OSC} = > 16 MHz to ≤ 24 MHz		30	60	
		f _{OSC} = > 24 MHz to ≤ 32 MHz		20	40	
		f _{OSC} = > 32 MHz to ≤ 48 MHz		15	30	
C _{HFXT}	Capacitance from HFXT input to ground and from HFXT output to ground	f _{OSC} = 1 MHz to 48 MHz	28	32	36	pF
C _{SHUNT}	Crystal shunt capacitance	f _{OSC} = 1 MHz to 48 MHz	1	3	7	pF
C _m	Crystal motional capacitance	f _{OSC} = 1 MHz to 48 MHz	3	7	30	fF



Table 5-10 lists the characteristics of the high-frequency crystal oscillator, HFXT.

Table 5-10. High-Frequency Crystal Oscillator, HFXT

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT	
		$ \begin{aligned} &f_{OSC} = 1 \text{ MHz,} \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 0, \\ &\text{HFFREQ} = 0, \text{C}_{L,eff} = 16 \text{ pF,} \\ &\text{Typical ESR, C}_{SHUNT} \end{aligned} $			40			
		$ \begin{aligned} &f_{OSC} = 4 \text{ MHz,} \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 1, \\ &\text{HFFREQ} = 0, C_{L,eff} = 16 \text{ pF,} \\ &\text{Typical ESR, } C_{SHUNT} \end{aligned} $			60			
		$ \begin{aligned} &f_{OSC} = 8 \text{ MHz,} \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 1, \\ &\text{HFFREQ} = 1, C_{L,eff} = 16 \text{ pF,} \\ &\text{Typical ESR,} C_{SHUNT} \end{aligned} $			100			
I _{DVCC,HFXT}	HFXT oscillator crystal current	$ \begin{aligned} &f_{OSC} = 16 \text{ MHz,} \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 1, \\ &\text{HFFREQ} = 2, C_{L,eff} = 16 \text{ pF,} \\ &\text{Typical ESR, } C_{SHUNT} \end{aligned} $	3.0 V		180		^	
	HF mode at typical ESR	$ \begin{cases} f_{OSC} = 24 \text{ MHz,} \\ \text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 1, \\ \text{HFFREQ} = 3, C_{L,eff} = 16 \text{ pF,} \\ \text{Typical ESR, } C_{SHUNT} \end{cases} $	3.0 V		260		μА	
		$ \begin{aligned} &f_{OSC} = 32 \text{ MHz,} \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 1, \\ &\text{HFFREQ} = 4, C_{L,eff} = 16 \text{ pF,} \\ &\text{Typical ESR, } C_{SHUNT} \end{aligned} $			320			
		$ \begin{cases} f_{OSC} = 40 \text{ MHz,} \\ \text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 1, \\ \text{HFFREQ} = 5, C_{L,eff} = 16 \text{ pF,} \\ \text{Typical ESR, } C_{SHUNT} \end{cases} $			480			
		$ \begin{aligned} &f_{OSC} = 48 \text{ MHz,} \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 1, \\ &\text{HFFREQ} = 6, C_{L,eff} = 16 \text{ pF,} \\ &\text{Typical ESR, } C_{SHUNT} \end{aligned} $			550			
		HFXTBYPASS = 0, HFFREQ = 0 (1)		1		4		
		HFXTBYPASS = 0, HFFREQ = 1 (1)		4.01		8		
		HFXTBYPASS = 0, HFFREQ = 2 (1)		8.01		16		
f _{HFXT}	HFXT oscillator crystal frequency, crystal mode	HFXTBYPASS = 0, HFFREQ = 3 (1)		16.01		24	MHz	
	frequency, crystal friode	HFXTBYPASS = 0, HFFREQ = 4 (1)		24.01		32		
		HFXTBYPASS = 0, HFFREQ = 5 (1)		32.01		40	•	
		HFXTBYPASS = 0, HFFREQ = 6 (1)		40.01		48		
DC _{HFXT}	HFXT oscillator duty cycle	Measured at MCLK or HSMCLK, f _{HFXT} = 1 MHz to 48 MHz		40%	50%	60%		
f _{HFXT,SW}	HFXT oscillator logic-level square-wave input frequency, bypass mode	HFXTBYPASS = 1 ⁽¹⁾⁽²⁾		0.8		48	MHz	
DC _{HFXT} , sw	HFXT oscillator logic-level square-wave input duty cycle	HFXTBYPASS = 1, External clock used as a direct source to MCLK or HSMCLK with no divider (DIVM = 0 or DIVHS = 0).		45%		55%		
		HFXTBYPASS = 1, External clock used as a direct source to MCLK or HSMCLK with divider (DIVM > 0 or DIVHS > 0) or not used as a direct source to MCLK or HSMCLK.		40%		60%		

⁽¹⁾ Maximum frequency of operation of the entire device cannot be exceeded.

When HFXTBYPASS is set, HFXT circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this data sheet. Duty cycle requirements are defined by DC_{HFXT, SW}.



High-Frequency Crystal Oscillator, HFXT (continued)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		$ \begin{array}{llllllllllllllllllllllllllllllllllll$		1225	5000		
		$\begin{array}{lll} \mbox{HFXTBYPASS} &= 0, \mbox{HFXTDRIVE} &= 1, \\ \mbox{HFFREQ} &= 0, \\ \mbox{f}_{\mbox{HFXT,HF}} &= 4 \mbox{ MHz, } C_{\mbox{L,eff}} &= 16 \mbox{ pF} \end{array}$		640	1250		
	$\begin{aligned} & HFXTBYPASS = 0, HFXTDRIVE = 1, \\ & HFFREQ = 1, \\ & f_{HFXT,HF} = 8 MHz, C_{L,eff} = 16 pF \end{aligned}$		360	750			
04	Oscillation allowance for	$\begin{aligned} & HFXTBYPASS = 0, HFXTDRIVE = 1, \\ & HFFREQ = 2, \\ & f_{HFXT,HF} = 16 \; MHz, \; C_{L,eff} = 16 \; pF \end{aligned}$		200	425		Ω
OA _{HFXT}	HFXT crystals ⁽³⁾	HFXTBYPASS = 0, HFXTDRIVE = 1, HFFREQ = 3, f _{HFXT,HF} = 24 MHz, C _{L,eff} = 16 pF		135	275		Ω
		HFXTBYPASS = 0, HFXTDRIVE = 1, HFFREQ = 4, f _{HFXT,HF} = 32 MHz, C _{L,eff} = 16 pF		110	225		
		$\begin{aligned} & HFXTBYPASS = 0, HFXTDRIVE = 1, \\ & HFFREQ = 5 \\ & f_{HFXT,HF} = 40 \; MHz, C_{L,eff} = 16 \; pF \end{aligned}$		105	160		
		HFXTBYPASS = 0, HFXTDRIVE = 1, HFFREQ = 6, f _{HFXT,HF} = 48 MHz, C _{L,eff} = 16 pF		80	140		

High-Frequency Crystal Oscillator, HFXT (continued)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TY	MAX MAX	UNIT	
		$ \begin{aligned} &f_{OSC} = 1 \text{ MHz,} \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 0, \\ &\text{HFFREQ} = 0, C_{L,eff} = 16 \text{ pF,} \\ &\text{Typical ESR, } C_{SHUNT} \\ &\text{FCNTHF_EN} = 0 \end{aligned} $			1		
		$\begin{aligned} &f_{OSC} = 4 \text{ MHz}, \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 1, \\ &\text{HFFREQ} = 0, C_{L,eff} = 16 \text{ pF}, \\ &\text{Typical ESR} \ , C_{SHUNT} \\ &\text{FCNTHF_EN} = 0 \end{aligned}$		1.8	3		
tstart, hfxt Start-up ti		$\begin{aligned} &f_{OSC} = 8 \text{ MHz,} \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 1, \\ &\text{HFFREQ} = 1, C_{L,eff} = 16 \text{ pF,} \\ &\text{Typical ESR , } C_{SHUNT} \\ &\text{FCNTHF_EN} = 0 \end{aligned}$		0.	7	ms	
	Start up time (4)	$\begin{split} &f_{OSC} = 16 \text{ MHz}, \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 1, \\ &\text{HFFREQ} = 2, C_{L,eff} = 16 \text{ pF}, \\ &\text{Typical ESR} \ , C_{SHUNT} \\ &\text{FCNTHF_EN} = 0 \end{split}$	3.0 V	0.0	6		
	Start-up time	$ \begin{aligned} &f_{OSC} = 24 \text{ MHz}, \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 1, \\ &\text{HFFREQ} = 3, C_{L,eff} = 16 \text{ pF}, \\ &\text{Typical ESR}, C_{SHUNT} \\ &\text{FCNTHF_EN} = 0 \end{aligned} $		450)		
		$\begin{aligned} &f_{OSC} = 32 \text{ MHz}, \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 1, \\ &\text{HFFREQ} = 4, C_{L,eff} = 16 \text{ pF}, \\ &\text{Typical ESR}, C_{SHUNT} \\ &\text{FCNTHF_EN} = 0 \end{aligned}$		300)		
		$ \begin{aligned} &f_{OSC} = 40 \text{ MHz}, \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 1, \\ &\text{HFFREQ} = 5, C_{L,eff} = 16 \text{ pF}, \\ &\text{Typical ESR}, C_{SHUNT} \\ &\text{FCNTHF_EN} = 0 \end{aligned} $		250)	μs	
		$\begin{aligned} &f_{OSC} = 48 \text{ MHz}, \\ &\text{HFXTBYPASS} = 0, \text{HFXTDRIVE} = 1, \\ &\text{HFFREQ} = 6, C_{L,eff} = 16 \text{ pF}, \\ &\text{Typical ESR} , C_{SHUNT} \\ &\text{FCNTHF_EN} = 0 \end{aligned}$		250)		
C _{HFXIN}	Integrated load capacitance at HFXIN terminal (5) (6)			2	2	pF	
C _{HFXOUT}	Integrated load capacitance at HFXOUT terminal $^{(5)}$ $^{(6)}$:	2	pF	
f _{Fault,HFXT}	Oscillator fault frequency (7) (8)			400	700	kHz	

- (4) Does not include programable start-up counter.
- (5) This represents all the parasitic capacitance present at the HFXIN and HFXOUT terminals, respectively, including parasitic bond and package capacitance. The effective load capacitance, CL,eff can be computed as CIN x COUT / (CIN + COUT), where CIN and COUT is the total capacitance at the HFXIN and HFXOUT terminals, respectively.
- (6) Requires external capacitors at both terminals to meet the effective load capacitance specified by crystal manufacturers. Recommended effective load capacitance values supported are 14 pF, 16 pF, and 18 pF. Maximum shunt capacitance of 7 pF. The PCB adds additional capacitance, so it must also be considered in the overall capacitance. TI recommends verifying that the recommended effective load capacitance of the selected crystal is met.
- (7) Frequencies above the MAX specification do not set the fault flag. Frequencies in between the MIN and MAX might set the flag. A static condition or stuck at fault condition will set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.



Table 5-11 lists the characteristics of the DCO.

Table 5-11. DCO

	PARAMETER	TEST CONDITIONS	V _{CC} , T _A	MIN	TYP	MAX	UNIT
footis oro	DCO center frequency accuracy for range 0	Internal resistor mode, DCORSEL = 0, DCOTUNE = 0		1.443	1.5	1.557	MHz
f _{RSEL0_CTR}	with calibrated factory settings	External resistor mode, DCORSEL = 0, DCOTUNE = 0		1.482	1.5	1.518	IVII IZ
f	DCO center frequency accuracy for range 1	Internal resistor mode, DCORSEL = 1, DCOTUNE = 0		2.885	3	3.115	MHz
[†] RSEL1_CTR	with calibrated factory settings	External resistor mode, DCORSEL = 1, DCOTUNE = 0		2.964	3	3.036	1011 12
f	DCO center frequency accuracy for range 2	Internal resistor mode, DCORSEL = 2, DCOTUNE = 0		5.77	6	6.23	MHz
[†] RSEL2_CTR	with calibrated factory settings	External resistor mode, DCORSEL = 2, DCOTUNE = 0		5.928	6	6.072	1011 12
f	DCO center frequency accuracy for range 3	Internal resistor mode, DCORSEL = 3, DCOTUNE = 0		11.541	12	12.459	MHz
[†] RSEL3_CTR	with calibrated factory settings	External resistor mode, DCORSEL = 3, DCOTUNE = 0		11.856	12	12.144	IVII IZ
f	DCO center frequency accuracy for range 4	Internal resistor mode, DCORSEL = 4, DCOTUNE = 0		23.082	24	24.918	MHz
f _{RSEL4_CTR}	with calibrated factory settings	External resistor mode, DCORSEL = 4, DCOTUNE = 0		23.712	24	24.288	IVITIZ
4	DCO center frequency accuracy for range 5	Internal resistor mode, DCORSEL = 5, DCOTUNE = 0		46.164	48	49.836	N41.1-
fRSEL5_CTR	with calibrated factory settings	External resistor mode, DCORSEL = 5, DCOTUNE = 0		47.424	48	48.576 MHz	
df /dT	DCO frequency drift wit	Internal resistor mode, At fixed voltage	1.62 V to 3.7 V			250	ppm/°C
df _{DCO} /dT	temperature ⁽¹⁾	External resistor mode ⁽²⁾ At fixed voltage	1.62 V to 3.7 V			40	ррпі/ С
df_{DCO}/dV_{CC}	DCO frequency voltage drift with voltage (3)	At fixed temperature, applicable for both DCO Internal and External resistor modes	-40°C to 85 °C			0.1	%/V
f _{RSEL0}	DCO frequency range 0	DCORSEL = 0 DCO internal or external resistor mode	3.0 V, 25°C	0.98		2.26	MHz
f _{RSEL1}	DCO frequency range 1	DCORSEL = 1 DCO internal or external resistor mode	3.0 V, 25°C	1.96		4.51	MHz
f _{RSEL2}	DCO frequency range 2	DCORSEL = 2 DCO internal or external resistor mode	3.0 V, 25°C	3.92		9.02	MHz
f _{RSEL3}	DCO frequency range 3	DCORSEL = 3 DCO internal or external resistor mode	3.0 V, 25°C	7.84		18.04	MHz
f _{RSEL4}	DCO frequency range 4	DCORSEL = 4 DCO internal or external resistor mode	3.0 V, 25°C	15.68		36.07	MHz
f _{RSEL5}	DCO frequency range 5	DCORSEL = 5 DCO internal or external resistor mode	3.0 V, 25°C	31.36		52	MHz
f _{DCO_DC}	Duty cycle			47%	50%	53%	

⁽¹⁾ Calculated using the box method: (MAX(-40°C to 85°C) - MIN(-40°C to 85°C)) / MIN(-40°C to 85°C) / (85°C - (-40°C))

⁽²⁾ Does not include temperature coefficient of external resistor.

The recommended value of external resistor at DCOR pin: 91 kΩ, 0.1%, ±25 ppm/°C.

⁽³⁾ Calculated using the box method: (MAX(1.62 V to 3.7 V) - MIN(1.62 V to 3.7 V)) / MIN(1.62 V to 3.7 V) / (3.7 V - 1.62 V)

DCO (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PAI	RAMETER	TEST CONDITIONS	V _{CC} , T _A	MIN TYF	MAX	UNIT
		DCORSEL = 5, DCOTUNE = 0		50	90	
		DCORSEL = 4, DCOTUNE = 0		80	120	
	DCO paried litter	DCORSEL = 3, DCOTUNE = 0		115	5 170	20
t _{DCO_JITTER}	DCO period jitter	DCORSEL = 2, DCOTUNE = 0		160	240	ps
		DCORSEL = 1, DCOTUNE = 0		225	340	
		DCORSEL = 0, DCOTUNE = 0		450	550	
T _{DCO_STEP}	Step size	Step size of the DCO.		0.2%	,)	
t _{DCO_SETTLE_RANGE}	DCO settling from worst case DCORSELn to DCORSELm	DCO settled to within 1.5% of steady state frequency			10	μs
t _{DCO_SETTLE_TUNE}	DCO settling worst case DCOTUNEn to DCOTUNEm within any DCORSEL setting	DCO settled to within 1.5% of steady state frequency			10	μs
t _{START}	DCO start-up time ⁽⁴⁾	DCO settled to within 0.5% of steady state frequency		ţ	5	μS

⁽⁴⁾ The maximum parasitic capacitance at the DCO external resistance pin (DCOR) should not exceed 5 pF to ensure the specified DCO start-up time.

Table 5-12 lists the overall tolerance of the DCO.

Table 5-12. DCO Overall Tolerance

over operating free-air temperature range (unless otherwise noted)

RESISTOR OPTION	TEMPERATURE CHANGE	TEMPERATURE DRIFT (%)	VOLTAGE CHANGE	VOLTAGE DRIFT (%)	OVERALL DRIFT (%)	OVERALL ACCURACY (%)
	–40°C to 85 °C	±3.125	1.62 V to 3.7 V	±0.2	±3.325	±3.825
Internal resistor	0°C	0	1.62 V to 3.7 V	±0.2	±0.2	±0.7
	–40°C to 85 °C	±3.125	0 V	0	±3.125	±3.625
	–40°C to 85 °C	±0.5	1.62 V to 3.7 V	±0.2	±0.7	±1.2
External resistor with 25-ppm TCR	0°C	0	1.62 V to 3.7 V	±0.2	±0.2	±0.7
pp. rort	–40°C to 85 °C	±0.5	0 V	0	±0.5	±1



Table 5-13 lists the characteristics of the internal very-low-power low-frequency oscillator (VLO).

Table 5-13. Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{VLO}	Current consumption (1)			50		nA
f_{VLO}	VLO frequency		6	9.4	14	kHz
df_{VLO}/d_{T}	VLO frequency temperature drift ⁽²⁾			0.1		%/°C
df_{VLO}/dV_{CC}	VLO frequency supply voltage drift ⁽³⁾			0.2		%/V
DC_{VLO}	Duty cycle		40%	50%	60%	

- Current measured on DVCC supply
- Calculated using the box method: (MAX(-40°C to 85°C) MIN(-40°C to 85°C)) / MIN(-40°C to 85°C) / (85°C (-40°C))
- Calculated using the box method: (MAX(1.62 V to 3.7 V) MIN(1.62 V to 3.7 V)) / MIN(1.62 V to 3.7 V) / (3.7 V 1.62 V)

Table 5-14 lists the characteristics of the internal-reference low-frequency oscillator (REFO) in 32.768-kHz mode.

Table 5-14. Internal-Reference Low-Frequency Oscillator (REFO) – 32.768-kHz Mode⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{REFO}	REFO current consumption (2)				0.6		μΑ
f _{REFO}	REFO frequency calibrated			;	32.768		kHz
	REFO absolute tolerance calibrated	$T_A = -40$ °C to 85°C				±3%	
		T _A = 25°C	3 V			±1.5%	
df_{REFO}/d_{T}	REFO frequency temperature drift ⁽³⁾				0.012		%/°C
df_{REFO}/dV_{CC}	REFO frequency supply voltage drift ⁽⁴⁾				0.2		%/V
DC_{REFO}	REFO duty cycle			40%	50%	60%	

- (1) REFO is configured to 32.768-kHz mode with REFOFSEL = 0.
- Total current measured on both AVCC and DVCC supplies. (2)
- Calculated using the box method: $(MAX(-40^{\circ}C \text{ to } 85^{\circ}C) MIN(-40^{\circ}C \text{ to } 85^{\circ}C)) / MIN(-40^{\circ}C \text{ to } 85^{\circ}C) / (85^{\circ}C (-40^{\circ}C))$ Calculated using the box method: (MAX(1.62 V to 3.7 V) MIN(1.62 V to 3.7 V)) / MIN(1.62 V to 3.7 V) / (3.7 V 1.62 V)

Table 5-15 lists the characteristics of the internal-reference low-frequency oscillator (REFO) in 128-kHz mode.

Table 5-15. Internal-Reference Low-Frequency Oscillator (REFO) – 128-kHz Mode⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
REFO	REFO current consumption (2)				1		μΑ
f _{REFO}	REFO frequency calibrated				128		kHz
	REFO absolute tolerance calibrated	$T_A = -40$ °C to 85°C				±6%	
		T _A = 25°C	3 V			±1.5%	
df_{REFO}/d_{T}	REFO frequency temperature drift ⁽³⁾				0.018		%/°C
df_{REFO}/dV_{CC}	REFO frequency supply voltage drift ⁽⁴⁾				0.4		%/V
DC_{REFO}	REFO duty cycle			40%	50%	60%	

- REFO is configured to 128-kHz mode with REFOFSEL = 1.
- Total current measured on both AVCC and DVCC supplies.
- $Calculated \ using \ the \ box \ method: \ (MAX(-40^{\circ}C \ to \ 85^{\circ}C) MIN(-40^{\circ}C \ to \ 85^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C) \ / \ (85^{\circ}C (-40^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C) \ / \ (85^{\circ}C (-40^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C) \ / \ (85^{\circ}C (-40^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C) \ / \ (85^{\circ}C (-40^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C) \ / \ (85^{\circ}C (-40^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C) \ / \ (85^{\circ}C (-40^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C) \ / \ (85^{\circ}C (-40^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C) \ / \ (85^{\circ}C (-40^{\circ}C)) \ / \ MIN(-40^{\circ}C \ to \ 85^{\circ}C) \ / \ MIN(-40^{\circ}C \$
- Calculated using the box method: (MAX(1.62 V to 3.7 V) MIN(1.62 V to 3.7 V)) / MIN(1.62 V to 3.7 V) / (3.7 V 1.62 V)

Table 5-16 lists the characteristics of the module oscillator (MODOSC).

Table 5-16. Module Oscillator (MODOSC)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	TINU
I _{MODOSC}	Current consumption (1)				50		μΑ
f _{MODOSC}	MODOSC frequency			23	25	27	MHz
df _{MODOSC} /dT	MODOSC frequency temperature drift ⁽²⁾				0.02		%/°C
df _{MODOSC} /dV CC	MODOSC frequency supply voltage drift (3)				0.3		%/V
DC _{MODOSC}	Duty cycle		_	40%	50%	60%	<u>'</u>

- Total current measured on both AVCC and DVCC supplies.
- Calculated using the box method: $(MAX(-40^{\circ}C\ to\ 85^{\circ}C) MIN(-40^{\circ}C\ to\ 85^{\circ}C)) / MIN(-40^{\circ}C\ to\ 85^{\circ}C) / (85^{\circ}C (-40^{\circ}C))$ Calculated using the box method: $(MAX(1.62\ V\ to\ 3.7\ V) MIN(1.62\ V\ to\ 3.7\ V)) / MIN(1.62\ V\ to\ 3.7\ V) / (3.7\ V 1.62\ V)$

Table 5-17 lists the characteristics of the system oscillator (SYSOSC).

Table 5-17. System Oscillator (SYSOSC)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{SYSOSC}	Current consumption (1)				30		μА
f _{SYSOSC}	SYSOSC frequency			4.25	5.0	5.75	MHz
df _{SYSOSC} / dT	SYSOSC frequency temperature drift ⁽²⁾				0.03		%/°C
df _{SYSOSC} / dVCC	SYSOSC frequency supply voltage drift ⁽³⁾				0.5		%/V
DC _{SYSOSC}	Duty cycle			40%	50%	60%	

- Current measured on AVCC supply.
- Calculated using the box method: $(MAX(-40^{\circ}C \text{ to } 85^{\circ}C) MIN(-40^{\circ}C \text{ to } 85^{\circ}C)) / MIN(-40^{\circ}C \text{ to } 85^{\circ}C) / (85^{\circ}C (-40^{\circ}C))$ Calculated using the box method: (MAX(1.62 V to 3.7 V) MIN(1.62 V to 3.7 V)) / MIN(1.62 V to 3.7 V) / (3.7 V 1.62 V)



5.24.4 Power Supply System

Table 5-18 lists the LDO V_{CORE} regulator characteristics.

Table 5-18. V_{CORE} Regulator (LDO) Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CORE0-HP}	Static VCORE voltage Level 0 in active and LPM0 modes	Device power modes AM_LDO_VCORE0, LPM0_LDO_VCORE0	1.12	1.2	1.28	٧
V _{CORE1-HP}	Static VCORE voltage Level 1 in active and LPM0 modes	Device power modes AM_LDO_VCORE1, LPM0_LDO_VCORE1	1.31	1.4	1.49	V
V _{CORE0-LF}	Static VCORE voltage Level 0 in low-frequency active and low frequency LPM0 modes	Device power modes AM_LF_VCORE0	1.12	1.2	1.28	V
V _{CORE1-LF}	Static VCORE voltage Level 1 in low-frequency active and low frequency LPM0 modes	Device power modes AM_LF_VCORE1	1.31	1.4	1.49	V
V _{CORE0-LPM34}	Static VCORE voltage Level 0 in LPM3 and LPM4 modes	Device power modes LPM3, LPM4	1.08	1.2	1.32	٧
V _{CORE1-LPM34}	Static VCORE voltage Level 1 in LPM3 and LPM4 modes	Device power modes LPM3, LPM4	1.27	1.4	1.53	٧
V _{CORE0-LPM35}	Static VCORE voltage Level 0 in LPM3.5 mode	Device power mode LPM3.5	1.08	1.2	1.32	٧
I _{INRUSH-ST}	Inrush current at start-up	Device power-up			200	mA
I _{PEAK-LDO}	Peak current drawn by LDO from DV _{CC}				350	mA
I _{SC-coreLDO}	Short circuit current limit for core LDO	Measured when output is shorted to ground			300	mA

Table 5-19 lists the DC-DC V_{CORE} regulator characteristics.

Table 5-19. V_{CORE} Regulator (DC-DC) Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DV _{CC-DCDC}	Allowed DV _{CC} range for DC-DC operation	DCDC_FORCE = 1	1.8		3.7	٧
V _{DCDC_SO} (1)	DC-DC to LDO switch over voltage	dDV _{CC} /dt = 1 V/ms, DCDC_FORCE = 0	1.8		2.0	٧
V _{CORE0-DCDC}	Static VCORE voltage Level 0 in DC-DC high-performance modes	Device power modes AM_DCDC_VCORE0, LPM0_DCDC_VCORE0	1.12	1.2	1.28	٧
V _{CORE1-DCDC}	Static VCORE voltage Level 1 in DC-DC high-performance modes	Device power modes AM_DCDC_VCORE1, LPM0_DCDC_VCORE1	1.31	1.4	1.49	>
I _{PEAK-DCDC}	Peak current drawn by DC-DC from DVCC				300	mA
I _{SC-DCDC}	Short circuit current limit for DC-DC	Measured when output is shorted to ground			500	mA

⁽¹⁾ When DV_{CC} falls below this voltage, internally the regulator switches over to LDO from DC-DC.



Table 5-20 lists the VCCDET characteristics.

Table 5-20. PSS, VCCDET

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{VCC_VCCDET} -	VCCDET power-down level - trip point with falling V _{CC}	$dDV_{CC}/d_t < 3 V/s^{(1)}$	0.64	1.12	1.55	V
V _{VCC_VCCDET+}	VCCDET power-up level - trip point with rising V _{CC}	$dDV_{CC}/d_t < 3 V/s^{(1)}$	0.70	1.18	1.59	V
V _{VCC_VCC_hys}	VCCDET hysteresis		30	65	100	mV

⁽¹⁾ The VCCDET levels are measured with a slow-changing supply. Faster slopes can result in different levels.

Table 5-21 lists the SVSMH characteristics.

Table 5-21. PSS, SVSMH

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1	SVSM _H current consumption, low-power mode	SVSMHOFF = 0, SVSMHLP = 1		200	400	nA
I _{SVSMH}	SVSM _H current consumption, high-performance mode	SVSMHOFF = 0, SVSMHLP = 0		7	10	μΑ
			1.59	1.64	1.71	
		$SVSMHOFF = 0$, $SVSMHLP = 0$, $SVSMHTH = 1$, $DC (dDV_{CC}/dt < 1V/s)$	1.59	1.64	1.71	
		$SVSMHOFF = 0$, $SVSMHLP = 0$, $SVSMHTH = 2$, DC $(dDV_{CC}/dt < 1V/s)$	1.59	1.64	1.71	
	SVSM _H threshold level during	$SVSMHOFF = 0$, $SVSMHLP = 0$, $SVSMHTH = 3$, $DC (dDV_{CC}/dt < 1V/s)$	2.0	2.06	2.12	
V _{SVSMH-,} HP	high-performance mode (falling DV _{CC})	$SVSMHOFF = 0$, $SVSMHLP = 0$, $SVSMHTH = 4$, $DC (dDV_{CC}/dt < 1V/s)$	2.2	2.26	2.32	V
		SVSMHOFF = 0, SVSMHLP = 0, SVSMHTH = 5, DC ($dDV_{CC}/dt < 1V/s$)	2.4	2.47	2.54	
		SVSMHOFF = 0, SVSMHLP = 0, SVSMHTH = 6, DC $(dDV_{CC}/dt < 1V/s)$	2.7	2.79	2.88	
		SVSMHOFF = 0, SVSMHLP = 0, SVSMHTH = 7, DC $(dDV_{CC}/dt < 1V/s)$	2.9	3.0	3.1	
		$SVSMHOFF = 0$, $SVSMHLP = 0$, $SVSMHTH = 0$, $DC (dDV_{CC}/dt < 1V/s)$	1.6	1.66	1.71	
		SVSMHOFF = 0, SVSMHLP = 0, SVSMHTH = 1, DC $(dDV_{CC}/dt < 1V/s)$	1.6	1.66	1.71	
		$SVSMHOFF = 0$, $SVSMHLP = 0$, $SVSMHTH = 2$, DC $(dDV_{CC}/dt < 1V/s)$	1.6	1.66	1.71	
	SVSM _H threshold level; High	$SVSMHOFF = 0$, $SVSMHLP = 0$, $SVSMHTH = 3$, DC $(dDV_{CC}/dt < 1V/s)$	2.02	2.07	2.14	
V _{SVSMH+,HP}	Performance Mode [rising DV _{CC}]	$SVSMHOFF = 0$, $SVSMHLP = 0$, $SVSMHTH = 4$, $DC (dDV_{CC}/dt < 1V/s)$	2.22	2.27	2.34	V
		$SVSMHOFF = 0$, $SVSMHLP = 0$, $SVSMHTH = 5$, $DC (dDV_{CC}/dt < 1V/s)$	2.42	2.48	2.56	
		$SVSMHOFF = 0$, $SVSMHLP = 0$, $SVSMHTH = 6$, $DC (dDV_{CC}/dt < 1V/s)$	2.72	2.8	2.9	
		SVSMHOFF = 0, SVSMHLP = 0, SVSMHTH = 7, DC $(dDV_{CC}/dt < 1V/s)$	2.92	3.01	3.12	



PSS, SVSMH (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
			1.55	1.62	1.71	
V _{SVSMH-,LP}		$\begin{aligned} & \text{SVSMHOFF} = 0, \text{SVSMHLP} = 1, \text{SVSMHTH} = 1, \\ & \text{DC} \left(\text{dDV}_{\text{CC}} / \text{dt} < 1 \text{V/s} \right) \end{aligned}$	1.55	1.62	1.71	
		$\label{eq:SVSMHOFF} \begin{split} \text{SVSMHOFF} &= 0, \text{SVSMHLP} = 1, \text{SVSMHTH} = 2, \\ \text{DC} \left(\text{dDV}_{\text{CC}} / \text{dt} < 1 \text{V/s} \right) \end{split}$	1.55	1.62	1.71	
	SVSM _H threshold level; Low	$\begin{aligned} & \text{SVSMHOFF} = 0, \text{SVSMHLP} = 1, \text{SVSMHTH} = 3, \\ & \text{DC} \left(\text{dDV}_{\text{CC}} / \text{dt} < 1 \text{V/s} \right) \end{aligned}$	2.0	2.09	2.18	V
	Power Mode [falling DV _{CC}]	$\begin{aligned} & \text{SVSMHOFF} = 0, \text{SVSMHLP} = 1, \text{SVSMHTH} = 4, \\ & \text{DC} \left(\text{dDV}_{\text{CC}} / \text{dt} < 1 \text{V/s} \right) \end{aligned}$	2.2	2.3	2.4	V
		$\begin{aligned} & \text{SVSMHOFF} = 0, \text{SVSMHLP} = 1, \text{SVSMHTH} = 5, \\ & \text{DC} \left(\text{dDV}_{\text{CC}} / \text{dt} < 1 \text{V/s} \right) \end{aligned}$	2.4	2.51	2.62	
		$\begin{aligned} & \text{SVSMHOFF} = 0, \text{SVSMHLP} = 1, \text{SVSMHTH} = 6, \\ & \text{DC} \left(\text{dDV}_{\text{CC}} / \text{dt} < 1 \text{V/s} \right) \end{aligned}$	2.7	2.83	2.94	
		$\begin{aligned} & \text{SVSMHOFF} = 0, \text{SVSMHLP} = 1, \text{SVSMHTH} = 7, \\ & \text{DC} \left(\text{dDV}_{\text{CC}} / \text{dt} < 1 \text{V/s} \right) \end{aligned}$	2.87	3.0	3.13	
V _{SVSMH_hys}	SVSM _H hysteresis			15	30	mV
t _{PD,SVSMH}	SVS _H propagation delay, high-performance mode	SVSMHOFF = 0, SVSMHLP = 0, very fast dV_{DVCC}/dt		3	10	μS
	SVS _H propagation delay, low-power mode	SVSMHOFF = 0, SVSMHLP = 1, very fast dV_{DVCC}/dt		25	100	
t _(SVSMH)	SVSM _H on or off delay time	SVSMHOFF = 1 \rightarrow 0, SVSMHLP = 0 ⁽¹⁾		17	40	μS

⁽¹⁾ If the SVSMH is kept disabled in active mode and is enabled before entering a low-power mode of the device (LPM3, LPM4, LPM3.5, or LPM4.5) care should be taken that sufficient time has elapsed since enabling of the module before entry into the device low-power mode to allow for successful wake up of the SVSMH module per the SVSMH on or off delay time specification. Otherwise, SVSMH may trip, causing the device to reset and wake up from the low-power mode.

5.24.5 Digital I/Os

Table 5-22 lists the characteristics of the digital inputs.

Table 5-22. Digital Inputs (Applies to Both Normal and High-Drive I/Os)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
	Desitive resident in most through and walterns		2.2 V	0.99		1.65	V
V _{IT+}	Positive-going input threshold voltage		3 V	1.35		2.25	V
V	Negative going input threshold voltage		2.2 V	0.55		1.21	V
V _{IT}	Negative-going input threshold voltage		3 V	0.75		1.65	V
V	Input voltage byeteresis (V V V		2.2 V	0.32		0.84	V
V _{hys}	Input voltage hysteresis (V _{IT+} – V _{IT-})		3 V	0.4		1.0	V
R _{Pull}	Pullup or pulldown resistor	For pullup: V _{IN} = V _{SS} , For pulldown: V _{IN} = V _{CC}		20	30	40	kΩ
$C_{I,dig}$	Input capacitance, digital only port pins	$V_{IN} = V_{SS}$ or V_{CC}			3		pF
C _{I,ana}	Input capacitance, port pins shared with analog functions	$V_{IN} = V_{SS}$ or V_{CC}			5		pF
I _{lkg,ndio}	Normal I/O high-impedance input leakage current	See (1)(2)	2.2 V, 3 V			±20	nA
I _{Ikg,hdio}	High-drive I/O high-impedance input leakage current	See (1)(2)	2.2 V, 3 V			±20	nA
		Ports with interrupt capability and without glitch filter ⁽³⁾	2.2 V, 3 V	20			
t _{int}	External interrupt timing (external trigger pulse duration to set interrupt flag)	Ports with interrupt capability and with glitch filter but glitch filter disabled (GLTFLT_EN = 0) (3)	2.2 V, 3 V	20			ns
		Ports with interrupt capability and with glitch filter, glitch filter enabled (GLTFTL_EN = 1) (4)	2.2 V, 3 V	0.25		1	μs
t _{RST}	External reset pulse duration on RSTn pin ⁽⁵⁾		2.2 V, 3 V	1			μs

⁽¹⁾ The input leakage current is measured with VSS or VCC applied to the corresponding pins, unless otherwise noted.

(5) Not applicable if RSTn/NMI pin configured as NMI.

⁽²⁾ The input leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

⁽³⁾ An external signal sets the interrupt flag every time the minimum interrupt pulse duration t_{int} is met. It may be set by trigger signals shorter than t_{int}.

⁽⁴⁾ A trigger pulse duration less than the MIN value is always filtered, and a trigger pulse duration more than the MAX value is always passed. The trigger pulse may or may not be filtered if the duration is between the MIN and MAX values.



Table 5-23 lists the characteristics of the normal-drive digital outputs. See 图 5-19 through 图 5-22 for the typical characteristics graphs.

Table 5-23. Digital Outputs, Normal I/Os

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
		$I_{(OHmax)} = -1 \text{ mA}^{(1)}$	0.01/	V _{CC} - 0.25	V _{CC}	
.,	18.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	$I_{(OHmax)} = -3 \text{ mA}^{(2)}$	2.2 V	V _{CC} - 0.60	V _{CC}	.,
V _{OH}	High-level output voltage	$I_{(OHmax)} = -2 \text{ mA}^{(1)}$	0.01/	V _{CC} - 0.25	V _{CC}	V
		$I_{(OHmax)} = -6 \text{ mA}^{(2)}$	3.0 V	V _{CC} - 0.60	V _{CC}	
		$I_{(OLmax)} = 1 \text{ mA}^{(1)}$	0.01/	V _{SS}	V _{SS} + 0.25	
.,		I _(OLmax) = 3 mA ⁽²⁾	2.2 V	V _{SS}	V _{SS} + 0.60	.,
V _{OL}	Low-level output voltage	$I_{(OLmax)} = 2 \text{ mA}^{(1)}$	0.01/	V _{SS}	V _{SS} + 0.25	V
		$I_{(OLmax)} = 6 \text{ mA}^{(2)}$	3.0 V	V _{SS}	V _{SS} + 0.60	
			1.62 V	24		
f _{Px.y}	Port output frequency (with RC load) (3)	VCORE = 1.4 V, $C_L = 20 \text{ pF}, R_L^{(4)}$ (5)	2.2 V	24		MHz
	loau) · ·		3.0 V	24		
			1.62 V	40%	60%	
d _{Px.y}	Port output duty cycle (with RC Load)	VCORE = 1.4 V, $C_L = 20 \text{ pF}, R_L^{(4)}$ (5)	2.2 V	40%	60%	
			3.0 V	45%	55%	
	Clock output frequency ⁽³⁾	VCORE = 1.4 V, C _L = 20 pF ⁽⁵⁾	1.62 V	24		
f _{Port_CLK}			2.2 V	24		MHz
_			3.0 V	24		
		VCORE = 1.4 V, C _L = 20 pF ⁽⁵⁾	1.62 V	40%	60%	
d _{Port CLK}	Clock output duty cycle		2.2 V	40%	60%	
			3.0 V	45%	55%	
			1.62 V		8	
t _{rise,dig}	Port output rise time, digital only port pins	C _L = 20 pF ⁽⁶⁾	2.2 V		5	ns
	port pins		3.0 V		3	
			1.62 V		8	
t _{fall,dig}	Port output fall time, digital only port pins	$C_L = 20 pF^{(7)}$	2.2 V		5	ns
	port pins		3.0 V		3	
			1.62 V		8	
t _{rise,ana}	Port output rise time, port pins	$C_L = 20 pF^{(6)}$	2.2 V		5	ns
	with shared analog functions		3.0 V		3	
			1.62 V		8	
t _{fall,ana}	Port output fall time, port pins with shared analog functions	C _L = 20 pF ⁽⁷⁾	2.2 V		5	ns
,	with shared analog functions		3.0 V		3	

⁽¹⁾ The maximum total current, I_(OHmax), and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

The maximum total current, I_(OLmax) and I_(OLmax), for all outputs combined should not exceed ±100 mA to hold the maximum voltage

⁽³⁾ The port can output frequencies at least up to the specified limit - it might support higher frequencies.

⁽⁴⁾ A resistive divider with $2 \times R1$ and $R1 = 3.2k\Omega$ between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. C_L = 20 pF is connected to the output to V_{SS} .

The output voltage reaches at least 20% and 80% V_{CC} at the specified toggle frequency.

Measured between 20% of V_{CC} to 80% of V_{CC} . Measured between 80% of V_{CC} to 20% of V_{CC} .

Table 5-24 lists the characteristics of the high-drive digital outputs. See 图 5-23 through 图 5-26 for the typical characteristics graphs.

Table 5-24. Digital Outputs, High-Drive I/Os

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
		$I_{(OHmax)} = -5 \text{ mA}^{(1)}$	0.01/	V _{CC} - 0.25	V _{CC}	
	Liber level entent velte ee	$I_{(OHmax)} = -15 \text{ mA}^{(2)}$	2.2 V	V _{CC} - 0.60	V _{CC}	V
V _{OH}	High-level output voltage	$I_{(OHmax)} = -10 \text{ mA}^{(1)}$	201/	V _{CC} - 0.25	V _{CC}	V
		$I_{(OHmax)} = -20 \text{ mA}^{(2)}$	3.0 V	V _{CC} - 0.50	V_{CC}	
		$I_{(OLmax)} = 5 \text{ mA}^{(1)}$	221/	V _{SS}	$V_{SS} + 0.25$	
	Low lovel output voltoge	$I_{(OLmax)} = 15 \text{ mA}^{(2)}$	2.2 V	V _{SS}	$V_{SS} + 0.60$.,
V _{OL}	Low-level output voltage	$I_{(OLmax)} = 10 \text{ mA}^{(1)}$	201/	V _{SS}	$V_{SS} + 0.25$	V
		I _(OLmax) = 20 mA ⁽²⁾	3.0 V	V _{SS}	V _{SS} + 0.50	
			1.62 V	24		
f _{Px.y}	Port output frequency (with RC load) (3)	VCORE = 1.4 V, $C_L = 80 \text{ pF}, R_L^{(4)(5)}$	2.2 V	24		MHz
			3.0 V	24		
	Port output duty cycle (with RC Load)	VCORE = 1.4 V, $C_L = 80$ pF, R_L ^{(4) (5)}	1.62 V	45%	55%	
$d_{Px.y}$			2.2 V	45%	55%	
			3.0 V	45%	55%	
		VCORE = 1.4 V, C _L = 80 pF ⁽⁵⁾	1.62 V	24		
f _{Port_CLK}	Clock output frequency (3)		2.2 V	24		MHz
			3.0 V	24		
			1.62 V	45%	55%	
d _{Port_CLK}	Clock output duty cycle	VCORE = 1.4 V, $C_L = 80 \text{ pF}^{(5)}$	2.2 V	45%	55%	
			3.0 V	45%	55%	
			1.62 V		8	
t _{rise}	Port output rise time	$C_L = 80 pF^{(6)}$	2.2 V		5	ns
			3.0 V		3	
			1.62 V		8	
t _{fall}	Port output fall time	$C_L = 80 \text{ pF}^{(7)}$	2.2 V		5	ns
			3.0 V		3	

The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

Table 5-25 lists the frequencies of the pin-oscillator ports. See 图 5-27 and 图 5-28 for the typical characteristics graphs.

Table 5-25. Pin-Oscillator Frequency, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP MAX	UNIT
fo _{Px.y}	Din accillator fraguency	$Px.y, C_L = 10 pF^{(1)}$	3.0 V	1900	kHz
	Pin-oscillator frequency	$Px.y, C_L = 20 pF^{(1)}$	3.0 V	1150	kHz

(1) C_L is the external load capacitance connected from the output to VSS and includes all parasitic effects such as PCB traces.

The maximum total current, I_(OLmax) and I_(OLmax), for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.

The port can output frequencies at least up to the specified limit, and it might support higher frequencies.

A resistive divider with 2 x R1 and R1 = 3.2 kΩ between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the


divider. C_L = 80 pF is connected to the output to V_{SS} . The output voltage reaches at least 20% and 80% V_{CC} at the specified toggle frequency.

Measured between 20% of V_{CC} to 80% of V_{CC}.


Measured between 80% of V_{CC} to 20% of V_{CC}.



5.24.5.1 Typical Characteristics, Normal-Drive I/O Outputs at 3.0 V and 2.2 V





5.24.5.2 Typical Characteristics, High-Drive I/O Outputs at 3.0 V and 2.2 V





5.24.5.3 Typical Characteristics, Pin-Oscillator Frequency





5.24.6 14-Bit ADC

Table 5-26 lists the power supply and input range conditions for the ADC.

Table 5-26. 14-Bit ADC, Power Supply and Input Range Conditions

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	NOM	MAX	UNIT
AV _{CC}	Analog supply voltage	AVCC and DVCC are connected together, AVSS and DVSS are connected together, V(AVSS) = V(DVSS) = 0 V, ADC14PWRMD = 2		1.62		3.7	V
AV _{CC}	Analog supply voltage	AVCC and DVCC are connected together, AVSS and DVSS are connected together, V(AVSS) = V(DVSS) = 0 V, ADC14PWRMD = 0		1.8		3.7	V
V(Ax)	Analog input voltage range (1)	All ADC analog input pins Ax		0		AVCC	V
V _{CM}	Input common-mode range	All ADC analog input pins Ax (ADC14DIF = 1)		0	VREF /2	VREF	V
		$f_{ADC14CLK} = 25 \text{ MHz},$	3.0 V		490	640	
I _(ADC14)	1 . 11/00 1 51/00	1 Msps (ADC14PWRMD = 0), ADC14ON = 1, ADC14DIF = 0, ADC14VRSEL = 0xE, REFON = 0, ADC14SHT0x = 0x0, ADC14SHT1x = 0x0	2.2 V	450	580		
single-ended mode	into AVCC plus DVCC terminal (2)	f _{ADC14CLK} = 5 MHz,	3.0 V		215	215 270	μΑ
mode		200 ksps (ADC14PWRMD = 2), ADC14ON = 1, ADC14DIF = 0, ADC14VRSEL = 0xE, REFON = 0, ADC14SHT0x = 0x0, ADC14SHT1x = 0x0	2.2 V		210	260	
		f _{ADC14CLK} = 25 MHz,	3.0 V		690	875	
I _(ADC14)	Operating supply current into AVCC plus DVCC	1 Msps (ADC14PWRMD = 0), ADC14ON = 1, ADC14DIF = 1, ADC14VRSEL = 0xE, REFON = 0, ADC14SHT0x = 0x0, ADC14SHT1x = 0x0	2.2 V		620	785	^
differential mode	terminal ⁽²⁾	$f_{ADC14CLK} = 5 MHz,$	3.0 V		275	335	μΑ
		200 ksps (ADC14PWRMD = 2), ADC14ON = 1, ADC14DIF = 1, ADC14VRSEL = 0xE, REFON = 0, ADC14SHT0x = 0x0, ADC14SHT1x = 0x0	2.2 V		260	320	
C _I	Input capacitance into a single terminal (3)				12	15	pF
D	Input MLIV ON register	0.1/ < 1// 0.1/ < 0.1/ 0.1	1.8 V to 3.7 V		0.135	320	kΩ
R _I	Input MUX ON-resistance	0 V ≤ V(Ax)≤ AVCC	1.62 V to <1.8 V		0.15	1.5	K12

The analog input voltage range must be within the selected reference voltage range $V_{R_{+}}$ to $V_{R_{-}}$ for valid conversion results. The internal reference supply current is not included in current consumption parameter $I_{(ADC14)}$. Represents only the ADC switching capacitance. Refer to Digital Inputs electrical specification for internal parasitic pin capacitance.



Table 5-27 lists the timing parameters of the ADC.

Table 5-27. 14-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT	
f	ADC clock frequency ⁽¹⁾	ADC14PWRMD = 0	1.8 V to 3.7 V	0.128		25	MHz	
f _{ADC14CLK}	ADC clock frequency	ADC14PWRMD = 2	1.62 V to 3.7 V	0.128		5.75	IVI⊓∠	
		ADC14RES = 11			16			
N	Clock cycles for conversion	ADC14RES = 10			14			
N _{CONVERT}		ADC14RES = 01			11		cycles	
		ADC14RES = 00			9			
t _{ADC14ON}	Turnon settling time of ADC	See (2)				1.5	μs	
t _{Sample}	Sampling time (3) (4)	$R_S = 200 \ \Omega, \ C_{pext} = 10 \ pF, \ R_I = 1 \ k\Omega, \ C_I = 15 \ pF, \ C_{pint} = 5 \ pF$		0.215			μs	

- (1) MODOSC can be used for 1 Msps and SYSOSC can be used for 200 ksps sampling rate operations of ADC.
- (2) The condition is that the error in a conversion started after t_{ADC14ON} is less than ±1 LSB. The reference and input signal are already settled.
- (3) Sampling time should be at least $4 \times (1 / f_{ADC14CLK})$.
- (4) t_{sample} ≥ (n + 1) × ln(2) × [(R_S + R_I) × C_I + R_S × (C_{pext} + C_{pint})], where n = ADC resolution =14, R_S = external source resistance, C_{pext} = external parasitic capacitance.

Table 5-28 lists the linearity parameters of the ADC.

Table 5-28. 14-Bit ADC, Linearity Parameters (1)(2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution				14		bits
El	Integral linearity error (INL)				±2.3	LSB
E _D	Differential linearity error (DNL)		-0.99		1	LSB
_	Offerstannen	ADC14VRSEL = 0xE, 0xF		±0.2	±1	\/
Eo	Offset error	ADC14VRSEL = 0x1		±1.2	±2	mV
	Gain error	ADC14VRSEL = 0xE		±2	±4	
E_G		ADC14VRSEL = 0xF		±20	±60	LSB
		ADC14VRSEL = 0x1		±50	±180	
E _T	Total unadjusted error	ADC14VRSEL = 0xE		±4	±15	
		ADC14VRSEL = 0xF		±22	±62	LSB
		ADC14VRSEL = 0x1		±55	±185	

⁽¹⁾ Minimum reference voltage of 1.45 V is necessary to meet the specified accuracy. Lower reference voltage down to 1.2 V can be applied for 1 Msps sampling rate with reduced accuracy requirements.

⁽²⁾ VeREF- pin should be connected to onboard ground for ADC14VRSEL = 0xE.

Table 5-29 lists the dynamic parameters of the ADC.

Table 5-29. 14-Bit ADC, Dynamic Parameters (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		1 Msps, ADC14DIF = 0, ADC14VRSEL = 0xE, 2.5-V reference, 20-kHz input sine, LDO based operation	71	73		
SINAD ⁽²⁾	Signal-to-noise and distortion	1 Msps, ADC14DIF = 0, ADC14VRSEL = 0xE, 2.5-V reference, 20-kHz input sine, DC-DC based operation	62	70		dB
		2.5-V reference, 20-kHz input sine, LDO based operation 1 Msps, ADC14DIF = 0, ADC14VRSEL = 0xE, 2.5-V reference, 20-kHz input sine, DC-DC based operation 1 Msps, ADC14DIF = 1, ADC14VRSEL = 0xE, 2.5-V reference, 20-kHz input sine 1 Msps, ADC14DIF = 0, ADC14VRSEL = 0xE, 2.5-V reference, 20-kHz input sine, LDO based operation 1 Msps, ADC14DIF = 0, ADC14VRSEL = 0xE, 2.5-V reference, 20-kHz input sine, LDO based operation 1 Msps, ADC14DIF = 0, ADC14VRSEL = 0xE, 2.5-V reference, 20-kHz input sine, DC-DC based operation 1 Msps, ADC14DIF = 1, ADC14VRSEL = 0xE, 2.5-V reference, 20-kHz input sine, DC-DC based operation 1 Msps, ADC14DIF = 1, ADC14VRSEL = 0xE, 2.5-V reference, 20-kHz input sine 0, Common-mode input signal = 0 to VREF pp at DC, ADC14DIF = 1 0, Common-mode input signal = 0 to VREF pp at 1 MHz, ADC14DIF = 1 AVCC = AVCC (min) to AVCC(max), ADC14DIF = 0, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE AVCC = AVCC (min) to AVCC(max), ADC14DIF = 1, ADC14VRSEL = 0xE				
		2.5-V reference, 20-kHz input sine, LDO based	11.5	11.8		
ENOB ⁽²⁾	Effective number of bits	2.5-V reference, 20-kHz input sine, DC-DC based	10	11.3		bit
			12.8	13.2		
CMRR_DC	Common-mode rejection ratio, DC		70	85		dB
CMRR_AC	Common-mode rejection ratio, AC		55	65		dB
Depp De	Power supply rejection ratio,			1	2.5	mV/V
PSRR_DC	DC			50	150	μV/V
	Power supply rejection ratio,			1		mV/V
FORK_AU	AC	dAV _{CC} = 0.1 V at 1 kHz, ADC14DIF = 1, ADC14VRSEL = 0xE		50		μV/V

⁽¹⁾ VeREF- pin should be connected to onboard ground for ADC14VRSEL = 0xE.

ADC clock derived from HFXT oscillator.



Table 5-30 lists the characteristics of the temperature sensor and built-in $V_{1/2}$.

Table 5-30. 14-Bit ADC, Temperature Sensor and Built-In V_{1/2}

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{SENSOR}	See ⁽¹⁾ ⁽²⁾	ADC14ON = 1, ADC14TCMAP = 1, $T_A = 0$ °C			685		mV
TC _{SENSOR}	See (2)	ADC14ON = 1, ADC14TCMAP = 1			1.9		mV/°C
t _{SENSOR} (sample)	Sample time required if ADCTCMAP = 1 and channel (MAX – 1) is selected (3)	ADC14ON = 1, ADC14TCMAP = 1, Error of conversion result ≤ 1 LSB		5			μs
V _{1/2}	AVCC voltage divider for ADC14BATMAP = 1 on MAX input channel	ADC14ON = 1, ADC14BATMAP = 1		48%	50%	52%	
t _{V 1/2} (sample)	Sample time required if ADC14BATMAP = 1 and channel MAX is selected ⁽⁴⁾	ADC14ON = 1, ADC14BMAP = 1		1			μs

⁽¹⁾ The temperature sensor offset can be as much as ±35°C. TI recommends a single-point calibration to minimize the offset error of the built-in temperature sensor.

(3) The typical equivalent impedance of the sensor is 250 k Ω . The sample time required includes the sensor-on time $t_{SENSOR(on)}$.

(4) The on-time t_{V1/2(on)} is included in the sampling time t_{V 1/2 (sample)}. No additional on time is needed.




Figure 5-29. Typical Temperature Sensor Voltage

⁽²⁾ The TLV structure contains calibration values for 30°C ±3°C and 85°C ±3°C for each of the available reference voltage levels. The sensor voltage can be computed as V_{SENSE} = TC_{SENSOR} × (Temperature, °C) + V_{SENSOR}, where TC_{SENSOR} and V_{SENSOR} can be computed from the calibration values for higher accuracy.



Table 5-31 lists the characteristics of the internal reference buffers of the ADC.

Table 5-31. 14-Bit ADC, Internal Reference Buffers

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		ADC ON, REFOUT = 0, ADC14PWRMD = 0, REFVSEL = {0, 1, 3}			600	800	
I _{REF+}	Operating supply current into AVCC terminal (1)	ADC ON, REFOUT = 0, ADC14PWRMD = 2, REFVSEL = {0, 1, 3}	3 V		200	300	μΑ
		ADC ON, REFOUT = 1, ADC14PWRMD = 2, REFVSEL = {0, 1, 3}			650	850	
t _{on}	Turnon time		3 V			5	μs

⁽¹⁾ The internal reference current is supplied through terminal AVCC.

Table 5-32 lists the characteristics of the ADC external reference.

Table 5-32. 14-Bit ADC, External Reference

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{eREF+}	Positive external reference voltage input ⁽¹⁾		1.45		AV _{CC}	V
V_{eREF}	Negative external reference voltage input				0	V
(V _{eREF+} - V _{eREF-})	Differential external reference voltage input ⁽¹⁾		1.45		AV _{CC}	V
I _{VeREF+} I _{VeREF-}	Static input current in single ended input mode	$1.45 \text{ V} \le \text{V}_{\text{eREF+}} \le \text{V}_{\text{AVCC}}, \text{V}_{\text{eREF-}} = 0 \text{ V}, \\ \text{f}_{\text{ADC14CLK}} = 25 \text{ MHz}, \text{ADC14SHT0x} = 0x1, \\ \text{ADC14SHT1x} = 0x1, \text{ADC14DIF} = 0$			±75	^
		$1.45 \text{ V} \le \text{V}_{\text{eREF+}} \le \text{V}_{\text{AVCC}}, \text{V}_{\text{eREF-}} = 0 \text{ V}, \\ \text{f}_{\text{ADC14CLK}} = 5 \text{ MHz}, \text{ADC14SHT0x} = 0x1, \\ \text{ADC14SHT1x} = 0x1, \text{ADC14DIF} = 0$			±15	μA
I _{VeREF+}	Static input current in differential input	$1.45 \text{ V} \le \text{V}_{\text{eREF+}} \le \text{V}_{\text{AVCC}}, \text{V}_{\text{eREF-}} = 0 \text{ V}, \\ \text{f}_{\text{ADC14CLK}} = 25 \text{ MHz}, \text{ADC14SHT0x} = 0x1, \\ \text{ADC14SHT1x} = 0x1, \text{ADC14DIF} = 1$			±150	^
I _{VeREF} -	mode	$1.45 \text{ V} \le \text{V}_{\text{eREF+}} \le \text{V}_{\text{AVCC}}, \text{ V}_{\text{eREF-}} = 0 \text{ V}$ $f_{\text{ADC14CLK}} = 5 \text{ MHz}, \text{ADC14SHT0x} = 0x1, \text{ADC14SHT1x} = 0x1, \text{ADC14DIF} = 1$			±30	μA
C _{VeREF+}	Capacitance at VeREF+ terminal	See (2)	5			μF


⁽¹⁾ Lower reference voltage down to 1.2 V can be applied for 1 Msps sampling rate with reduced accuracy requirements of linearity

Two decoupling capacitors, 5 µF and 50 nF, should be connected to VeREF+ terminal to decouple the dynamic current required for an external reference source if it is used for the ADC14. See also the MSP432P4xx Family Technical Reference Manual.




5.24.6.1 Typical Characteristics of ADC


typical characteristics at 3 V, 25°C, and 1-Msps sampling rate of ADC (unless otherwise specified)




































5.24.7 REF_A

Table 5-33 lists the characteristics of the REF_A built-in reference.

Table 5-33. REF_A, Built-In Reference (LDO Operation)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		REFVSEL = {0} for 1.2 V, REFON = 1	1.62 V		1.2	±1%	
V_{REF+}	Positive built-in reference voltage output	REFVSEL = {1} for 1.45 V, REFON = 1	1.75 V		1.45	±1%	V
	voltage output	REFVSEL = {3} for 2.5 V, REFON = 1	2.8 V		2.5	±1%	
	AVCC minimum voltage,	REFVSEL = {0} for 1.2 V		1.62			
$AV_{CC(min)}$	Positive built-in reference	REFVSEL = {1} for 1.45 V		1.75			V
	active	REFVSEL = {3} for 2.5 V		2.8			
I _{REF+}	Operating supply current into AVCC terminal (1)	REFON = 1	3 V		15	20	μA
I _{O(VREF+)}	VREF maximum load current, VREF+ terminal	REFVSEL = $\{0, 1, 3\}$, AV _{CC} = AV _{CC (min)} for each reference level, REFON = REFOUT = 1		-1000		+10	μA
I _{L(VREF+)}	Load-current regulation, VREF+ terminal	REFVSEL = {0, 1, 3}, I(VREF+) = +10 μ A or -1000 μ A, AV _{CC} = AV _{CC} (min) for each reference level, REFON = REFOUT = 1				2500	μV/mA
C _{VREF±}	Capacitance at VREF+, VREF- terminals	REFON = REFOUT = 1		0		100	pF
PSRR_DC REFOUT0	Power supply rejection ratio (DC) after ADC buffer	$AV_{CC} = AV_{CC \text{ (min)}}$ for each reference level, REFVSEL = {0, 1, 3}, REFON = 1, REFOUT = 0			50	350	μV/V
PSRR_DC REFOUT1	Power supply rejection ratio (DC) after ADC buffer	$AV_{CC} = AV_{CC \text{ (min)}}$ for each reference level, REFVSEL = {0, 1, 3}, REFON = 1, REFOUT = 1			50	250	μV/V
PSRR_AC REFOUT0	Power supply rejection ratio (AC) after ADC buffer	$\begin{array}{l} \text{AV}_{CC} = \text{AV}_{CC \text{ (min)}} \text{ for each reference level,} \\ \text{dAVCC} = 0.1 \text{ V at 1 kHz,} \\ \text{REFVSEL} = \{0,\ 1,\ 3\}, \text{ REFON} = 1, \\ \text{REFOUT} = 0 \end{array}$			2	10	mV/V
PSRR_AC REFOUT1	Power supply rejection ratio (AC) after ADC buffer	$\begin{array}{l} \text{AV}_{\text{CC}} = \text{AV}_{\text{CC (min)}} \text{ for each reference level,} \\ \text{dAVCC} = 0.1 \text{ V at 1 kHz,} \\ \text{REFVSEL} = \{0, 1, 3\}, \text{ REFON} = 1, \\ \text{REFOUT} = 1 \end{array}$			2	5	mV/V
TC _{REF+} (2)	Temperature coefficient of built-in reference	REFVSEL = {0, 1, 3}, REFON = 1, T _A = -40°C to 85°C			10	25	ppm/° C
t _{SETTLE}	Settling time of reference voltage (3)	$AV_{CC} = AV_{CC \text{ (min)}} \text{ to } AV_{CC \text{(max)}}$ $REFVSEL = \{0, 1, 3\}, REFON = 0 \rightarrow 1$			70	80	μs

 ⁽¹⁾ The internal reference current is supplied from terminal AVCC.
 (2) Calculated using the box method: (MAX(-40°C to 85°C) – MIN(-40°C to 85°C)) / MIN(-40°C to 85°C)/(85°C – (-40°C)).
 (3) The condition is that the error in a ADC conversion started after t_{SETTLE} is less than ±0.5 LSB.

5.24.8 Comparator_E

Table 5-34 lists the characteristics of the comparator.

Table 5-34. Comparator_E

F	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage			1.62		3.7	V
		CEPWRMD = 00, CEON = 1, CERSx = 00 (fast)	2.2 V, 3 V		10	15	
1	Comparator operating supply current into AVCC, Excludes	CEPWRMD = 01, CEON = 1, CERSx = 00 (medium)	2.2 V, 3 V		8	10	μA
I _{AVCC_COMP}	reference resistor ladder	CEPWRMD = 10, CEON = 1, CERSx = 00 (slow), T _A = 30°C	2.2 V, 3 V			0.5	μΑ
		CEPWRMD = 10, CEON = 1, CERSx = 00 (slow), T _A = 85°C	2.2 V, 3 V			0.5	
	Quiescent current of resistor ladder into	CEREFACC = 0, CEREFLx = 01, CERSx = 10, REFON = 0, CEON = 0	2.2 V, 3 V		25	35	
I _{AVCC_REF}	AVCC, Includes REF_A module current	CEREFACC = 1, CEREFLx = 01, CERSx = 10, REFON = 0, CEON = 0	2.2 V, 3 V		10	15	μA
		CERSx = 11, CEREFLx = 01, CEREFACC = 0	1.62 V	1.17	1.2	1.23	
		CERSx = 11, CEREFLx = 10, CEREFACC = 0	2.2 V	1.95	2.0	2.05	
M	Reference voltage	CERSx = 11, CEREFLx = 11, CEREFACC = 0	2.7 V	2.40	2.5	2.60	V
V_{REF}	level	CERSx = 11, CEREFLx = 01, CEREFACC = 1	1.62 V	1.15	1.2	1.23	V
		CERSx = 11, CEREFLx = 10, CEREFACC = 1	2.2 V	1.92	2.0	2.05	
		CERSx = 11, CEREFLx = 11, CEREFACC = 1	2.7 V	2.4	2.5	2.6	
V _{IC}	Common mode input range			0		VCC-1	V
		CEPWRMD = 00		-10		+10	
V _{OFFSET}	Input offset voltage	CEPWRMD = 01		-20		+20	mV
		CEPWRMD = 10		-20		+20	
C	Innut conscitones	CEPWRMD = 00 or CEPWRMD = 01			8		pF
C _{IN}	Input capacitance	CEPWRMD = 10			8		рг
D	Series input	On (switch closed)			2	4	kΩ
R _{SIN}	resistance	Off (switch open)		50			ΜΩ
		CEPWRMD = 00, CEF = 0, Overdrive ≥ 20 mV			330	550	ns
t _{PD}	Propagation delay, response time	CEPWRMD = 01, CEF = 0, Overdrive ≥ 20 mV			410	650	113
		CEPWRMD = 10, CEF = 0, Overdrive ≥ 20 mV				30	μs
		CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 00			0.6	0.9	
t	Propagation delay	CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 01			1.1	1.6	110
t _{PD,filter}	with filter active	CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 10			2	3	μs
	C	CEPWRMD = 00 or 01, CEF = 1, Overdrive ≥ 20 mV, CEFDLY = 11			4	6	3



Comparator_E (continued)

P	ARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		CEON = 0 to 1, CEPWRMD = 00, VIN+, VIN- from pins, Overdrive ≥ 20 mV			0.8	1	
t _{EN_CMP}	Comparator enable time	CEON = 0 to 1, CEPWRMD = 01, VIN+, VIN- from pins, Overdrive ≥ 20 mV			0.9	1.2	μs
		CEON = 0 to 1, CEPWRMD = 10, VIN+, VIN- from pins, Overdrive ≥ 20 mV			15	25	
		CEON = 0 to 1, CEPWRMD = 00, CEREFLx = 10, CERSx = 11, REFON = 0, Overdrive ≥ 20 mV			90	120	
		CEON = 0 to 1, CEPWRMD = 01, CEREFLx = 10, CERSx = 11, REFON = 0, Overdrive ≥ 20 mV			90	120	
	Comparator and	CEON = 0 to 1, CEPWRMD = 10, CEREFLx = 10, CERSx = 11, REFON = 0, Overdrive ≥ 20 mV			90	120	
t _{EN_CMP_} VREF	reference ladder and	CEON = 0 to 1, CEPWRMD = 00, CEREFLx = 10, CERSx = 10, REFON = 0, CEREF0/1 = 0x0F, Overdrive ≥ 20 mV			90	180	μs
		CEON = 0 to 1, CEPWRMD = 01, CEREFLx = 10, CERSx = 10, REFON = 0, CEREF0/1 = 0x0F, Overdrive ≥ 20 mV			90	180	
		CEON = 0 to 1, CEPWRMD = 10, CEREFLx = 10, CERSx = 10, REFON = 0, CEREF0/1 = 0x0F, Overdrive ≥ 20 mV			90	180	
		CEON = 0 to 1, CEPWRMD = 00, CEREFLX = 10, CERSX = 10, REFON = 1, CEREF0/1 = 0x0F, Overdrive ≥ 20 mV			1.5	2	
t _{EN_CMP_RL}	Comparator and reference ladder enable time	CEON = 0 to 1, CEPWRMD = 01, CEREFLx = 10, CERSx = 10, REFON = 1, CEREF0/1 = 0x0F, Overdrive ≥ 20 mV			1.5	2	μs
		CEON = 0 to 1, CEPWRMD = 10, CEREFLX = 10, CERSX = 10, REFON = 1, CEREF0/1 = 0x0F, Overdrive ≥ 20 mV			15	25	
V _{CMP_REF}	Reference voltage for a given tap	VIN = reference into resistor ladder, n = 0 to 31		VIN x (n + 0.9) / 32	VIN × (n + 1) / 32	VIN x (n + 1.1) / 32	V

5.24.9 eUSCI

Table 5-35 lists the supported clock frequencies of the eUSCI in UART mode.

Table 5-35. eUSCI (UART Mode) Clock Frequency

	PARAMETER	TEST CONDITIONS	VCORE	VCC	MIN	MAX	UNIT
		Internal: SMCLK	1.2 V			12	
f _{eUSCI}	eUSCI input clock frequency	External: UCLK Duty cycle = 50% ±10%	1.4 V			24	MHz
	BITCLK clock frequency		1.2 V			5	MHz
†BITCLK	(equals baud rate in MBaud)		1.4 V			7	IVITZ

Table 5-36 lists the characteristics of the eUSCI in UART mode.

Table 5-36. eUSCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MA	K UNIT
		UCGLITx = 0		5	2	0
t _t UART receive deglitch time ⁽¹⁾	LIADT receive deplitable times (1)	UCGLITx = 1		20	6	
	UART receive deglitch time **	UCGLITx = 2		30	10	ns 0
		UCGLITx = 3		50	15	0

⁽¹⁾ Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. Thus the selected deglitch time can limit the max. useable baud rate. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

Table 5-37 lists the supported clock frequencies of the eUSCI in SPI master mode.

Table 5-37. eUSCI (SPI Master Mode) Clock Frequency

	PARAMETER	CONDITIONS		V _{CC}	MIN	TYP	MAX	UNIT
	al ICCL input alone fraguency	SMCLK	VCORE = 1.2 V				12	N 41 1-
T _{eUSCI}	eUSCI input clock frequency	Duty cycle = 50% ±10%	VCORE = 1.4 V				24	MHz



Table 5-38 lists the characteristics of the eUSCI in SPI master mode.

Table 5-38. eUSCI (SPI Master Mode)

	PARAMETER	TEST CONDITIONS	V _{CORE}	V _{CC}	MIN	MAX	UNIT
t _{STE,LEAD}	STE lead time, STE active to clock	UCSTEM = 1, UCMODEx = 01 or 10			1		UCxCLK
t _{STE,LAG}	STE lag time, Last clock to STE inactive	UCSTEM = 1, UCMODEx = 01 or 10			1		cycles
	STE access time, STE active to SIMO	UCSTEM = 0,		1.62 V		30	
t _{STE,ACC}	data out	UCMODEx = 01 or 10		3.7 V		20	ns
	STE disable time, STE inactive to SIMO	UCSTEM = 0,		1.62 V		20	
t _{STE,DIS}	high impedance	UCMODEx = 01 or 10		3.7 V		15	ns
4	COM institute data automatica		1.2 V	1.62 V	45		
t _{SU,MI}	SOMI input data setup time		1.4 V	3.7 V	30		ns
4	COMI in part data hald time			1.62 V	0		
t _{HD,MI}	SOMI input data hold time			3.7 V	0		ns
	ONA (2)	UCLK edge to SIMO valid,		1.62 V		14	
t _{VALID,MO}	SIMO output data valid time ⁽²⁾	C _L = 20 pF		3.7 V		7	ns
	SIMO output data hold time ⁽³⁾	0 00 5		1.62 V	0		
t _{HD,MO}	Silvio output data noid time	$C_L = 20 \text{ pF}$		3.7 V	0		ns

 $f_{UCXCLK} = 1/2 t_{LO/HI} \ \, \text{with} \ \, tL_{O/HI} = max(t_{VALID,MO(eUSCI)} + t_{SU,SI(Slave)}, t_{SU,MI(eUSCI)} + t_{VALID,SO(Slave)}).$ For the slave parameters $t_{SU,SI(Slave)}$ and $t_{VALID,SO(Slave)}$ refer to the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. Refer to the timing (1)

diagrams in Figure 5-69 and Figure 5-70.

Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. Refer to the timing diagrams in Figure 5-69 and Figure 5-70.




Figure 5-69. SPI Master Mode, CKPH = 0




Figure 5-70. SPI Master Mode, CKPH = 1



Table 5-39 lists the characteristics of the eUSCI in SPI slave mode.

Table 5-39. eUSCI (SPI Slave Mode)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
	CTF load time CTF active to cleak		1.62 V	45		20
t _{STE,LEAD}	STE lead time, STE active to clock		3.7 V	20		ns
4	CTF log time. Lost clock to CTF inactive		1.62 V	1		
t _{STE,LAG}	STE lag time, Last clock to STE inactive		3.7 V	1		ns
4	CTF access time. CTF active to COMI data out		1.62 V		25	
t _{STE,ACC}	STE access time, STE active to SOMI data out		3.7 V		15	ns
4	STE disable time, STE inactive to SOMI high		1.62 V		18	
t _{STE,DIS}	re,DIS impedance		3.7 V		14	ns
	CIMO input data actus tima		1.62 V	3		
t _{SU,SI}	SIMO input data setup time		3.7 V	2		ns
4	CIMO input data hald time		1.62 V	0		
t _{HD,SI}	SIMO input data hold time		3.7 V	0		ns
4	COMI output data valid time (2)	UCLK edge to SOMI valid,	1.62 V		35	
t _{VALID,SO}	SOMI output data valid time (2)	C _L = 20 pF	3.7 V		18	ns
	COMI system to date heald time (3)	0 00 7 5	1.62 V	10		
t _{HD,SO}	SOMI output data hold time ⁽³⁾	$C_L = 20 pF$	3.7 V	6		ns

- $$\begin{split} &f_{UCXCLK} = 1/2t_{LO/HI} \text{ with } tL_{O/HI} \geq max(t_{VALID,MO(Master)} + t_{SU,SI(eUSCI)}, t_{SU,MI(Master)} + t_{VALID,SO(eUSCI)}). \\ &\text{For the master parameters } t_{SU,MI(Master)} \text{ and } t_{VALID,MO(Master)} \text{ refer to the SPI parameters of the attached slave.} \\ &\text{Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. Refer to the timing the state of the soutput changing UCLK clock edge. \\ &\text{Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge.} \end{split}$$
 (1)
- diagrams in Figure 5-71 and Figure 5-72.
- (3) Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. Refer to the timing diagrams in Figure 5-71 and Figure 5-72.




Figure 5-71. SPI Slave Mode, CKPH = 0




Figure 5-72. SPI Slave Mode, CKPH = 1

Table 5-40 lists the supported clock frequencies of the eUSCI in I²C mode.

Table 5-40. eUSCI (I²C Mode) Clock Frequency

	PARAMETER	TEST CONDITIONS	V _{CORE}	V _{cc}	MIN	MAX	UNIT
	eUSCI input clock	Internal: SMCLK	1.2 V			12	
f _{eUSCI}	frequency	External: UCLK Duty cycle = 50% ±10%	1.4 V			24	MHz
f _{SCL}	SCL clock frequency					1	MHz

Table 5-41 lists the characteristics of the eUSCI in I²C mode.

Table 5-41. eUSCI (I²C Mode)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f _{SCL} = 100 kHz	5.5			
t _{HD,STA}	Hold time (repeated) START	$f_{SCL} = 400 \text{ kHz}$	1.5			μs
		$f_{SCL} = 1 \text{ MHz}$	0.6			
		$f_{SCL} = 100 \text{ kHz}$	5.5			
$t_{SU,STA}$	Setup time for a repeated START	$f_{SCL} = 400 \text{ kHz}$	1.5			μs
		f _{SCL} = 1 MHz	0.6			
		$f_{SCL} = 100 \text{ kHz}$	80			
t _{HD,DAT}	Data hold time	$f_{SCL} = 400 \text{ kHz}$	80			ns
		$f_{SCL} = 1 MHz$	80			
		$f_{SCL} = 100 \text{ kHz}$	5.5			
t _{SU,DAT}	Data setup time	$f_{SCL} = 400 \text{ kHz}$	1.5			μs
		$f_{SCL} = 1 \text{ MHz}$	0.6			
		$f_{SCL} = 100 \text{ kHz}$	5.5			
$t_{\text{SU,STO}}$	Setup time for STOP	$f_{SCL} = 400 \text{ kHz}$	1.5			μs
		$f_{SCL} = 1 \text{ MHz}$	0.6			
		UCGLITx = 0	50		120	
t	Pulse duration of spikes suppressed by input filter	UCGLITx = 1	25		60	ne
t _{SP}	ruise duration of spikes suppressed by input litter	UCGLITx = 2	10		35	ns
		UCGLITx = 3	5		20	
		UCCLTOx = 1		27		
t _{TIMEOUT}	Clock low time-out	UCCLTOx = 2		30		ms
ı		UCCLTOx = 3		33		




Figure 5-73. I²C Mode Timing

www.ti.com.cn

5.24.10 Timers

Table 5-42 lists the characteristics of Timer_A.

Table 5-42. Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CORE}	V _{CC}	MIN	MAX	UNIT
		Internal: SMCLK	1.2 V			12	
f _{TA}	Timer_A input clock frequency	External: TACLK Duty cycle = 50% ±10%	1.4 V			24	MHz
t _{TA,cap}	Timer_A capture timing	All capture inputs, Minimum pulse duration required for capture			20		ns

Table 5-43 lists the characteristics of Timer32.

Table 5-43. Timer32

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CORE}	V _{CC}	MIN MAX	UNIT
f _{T32} Timer32 operating clock frequency ⁽¹⁾		1.2 V		24	N 41 1-	
	Timer32 operating clock frequency		1.4 V		48	MHz

(1) Timer32 operates on the same clock as the Cortex-M4 CPU.

86



5.24.11 Memories

Table 5-44 lists the general characteristics of the flash memory.

Table 5-44. Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		,		
	PARAMETER	MIN	MAX	UNIT
DVCC _{PGM/ERS}	Supply voltage for program or erase	1.62	3.7	V
I _{PGM/ERS, PEAK} Peak supply current from DVCC during program or erase			10	mA
N _{Endurance} Program or erase endurance ⁽¹⁾		20000		cycles
t _{Retention}	Data retention duration	20		years

⁽¹⁾ Program or erase cycle for a bit is defined as the value of bit changing from 1 to 0 to 1.

Table 5-45 lists the characteristics of the flash operations using MSP432 peripheral driver libraries.

Table 5-45. Flash Operations Using MSP432 Peripheral Driver Libraries (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PGM_API} , Word	Program time for 32-bit data using ROM_FlashCtl_programMemory() API	VCORE = 1.4 V, MCLK = 48 MHz		40	275	μs
t _{PGM_API} , Sector	Program time for 4kB data (one sector) using ROM_FlashCtl_programMemory() API	VCORE = 1.4 V, MCLK = 48 MHz		4.5	71	ms
	Contag around time uning	VCORE = 1.4 V, MCLK = 48 MHz, Number of erase or program cycles <1k		9	309 ⁽²⁾	
ters_API, Sector	Sector erase time using ROM_FlashCtl_eraseSector() API	VCORE = 1.4 V, MCLK = 48 MHz, Number of erase or program cycles >1k and <20k		9	3035 ⁽²⁾	ms
	Mass erase time using	VCORE = 1.4 V, MCLK = 48 MHz, Number of erase or program cycles <1k, MSP432P401R devices with 256KB of flash memory		12	19800 ⁽³⁾	ms
^T ERS_API, Mass-Erase	ROM_FlashCtl_performMassErase() API	VCORE = 1.4 V, MCLK = 48 MHz, Number of erase or program cycles <1k, MSP432P401M devices with 128KB of flash memory		12	9900 ⁽³⁾	ms
I _{AVGPGM_API}	Average supply current from DVCC during program using ROM_FlashCtl_programMemory() API	VCORE = 1.2 V, MCLK = 3 MHz		5	7	mA
I _{AVGERS_API}	Average supply current from DVCC during erase using ROM_FlashCtl_eraseSector() API	VCORE = 1.2 V, MCLK = 3 MHz		2	3	mA

⁽¹⁾ MSP432 peripheral driver libraries executed from ROM.

⁽²⁾ The max value is theoretically calculated by multiplying the typical value by N_{MAX_ERS} for the specific erase or program endurance.

⁽³⁾ The max value is theoretically calculated by multiplying the typical value by N_{MAX_ERS} for the specific erase or program endurance and the total number of sectors in the flash main memory.

www.ti.com.cn

Table 5-46 lists the characteristics of the flash stand-alone operations.

Table 5-46. Flash Stand-Alone Operations

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
Program time for one 32-bit data using	VER_PRE = 0, VER_PST = 1	40			
immediate write mode	VER_PRE = 1, VER_PST = 1	60		μs	
Program time for one 128-bit word using full	VER_PRE = 0, VER_PST = 1	40			
word write mode	VER_PRE = 1, VER_PST = 1	60		μs	
Program time for 4×128-bit burst using burst	AUTO_PRE = 0, AUTO_PST = 1	65			
write mode	AUTO_PRE = 1, AUTO_PST = 1	85		μs	
Time for sector erase or mass erase		9		ms	
Maximum number of pulses to complete program operation			5		
Maximum number of pulses to complete	Number of erase or program cycles <1k		34		
erase operation	Number of erase or program cycles >1k and <20k		334		
	Program time for one 32-bit data using immediate write mode Program time for one 128-bit word using full word write mode Program time for 4×128-bit burst using burst write mode Time for sector erase or mass erase Maximum number of pulses to complete program operation Maximum number of pulses to complete	Program time for one 32-bit data using immediate write mode Program time for one 128-bit word using full word write mode Program time for one 128-bit word using full word write mode Program time for 0 128-bit word using full word write mode Program time for 4×128-bit burst using burst write mode Program time for 4×128-bit burst using burst write mode Time for sector erase or mass erase Maximum number of pulses to complete program operation Number of erase or program cycles Number of erase or program cycles	Program time for one 32-bit data using immediate write mode Program time for one 128-bit word using full word write mode Program time for one 128-bit word using full word write mode Program time for 4x128-bit burst using burst write mode Program time for 4x128-bit burst using burst write mode Program time for 4x128-bit burst using burst write mode AUTO_PRE = 0, VER_PST = 1 AUTO_PRE = 1, VER_PST = 1 AUTO_PRE = 0, AUTO_PST = 1 AUTO_PRE = 1, AUTO_PST = 1 B5 Time for sector erase or mass erase Maximum number of pulses to complete program operation Number of erase or program cycles Auto_PRE = 1, Auto_PST = 1 B5 Number of erase or program cycles Auto_PRE = 1, Auto_PST = 1 B5 Number of erase or program cycles Auto_PRE = 1, Auto_PST = 1 B5 Number of erase or program cycles	Program time for one 32-bit data using immediate write mode Program time for one 128-bit word using full word write mode Program time for one 128-bit word using full word write mode Program time for one 128-bit word using full word write mode Program time for 4×128-bit burst using burst write mode Program time for 4×128-bit burst using burst write mode AUTO_PRE = 0, VER_PST = 1 AUTO_PRE = 0, AUTO_PST = 1 AUTO_PRE = 1, AUTO_PST = 1 B5 Time for sector erase or mass erase Maximum number of pulses to complete program operation Number of erase or program cycles Auto_PRE = 1, Auto_PST = 1 Auto_PRE = 1, Auto_PST = 1 B5 Number of erase or program cycles Auto_PRE = 1, Auto_PST = 1 B5 Number of erase or program cycles Number of erase or program cycles	

Table 5-47 lists the characteristics of the SRAM.

Table 5-47. SRAM

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Compart accompation of one CDAM bank when analysis	VCORE = 1.2 V		100	3500	^
ISRAM_EN	Current consumption of one SRAM bank when enabled	VCORE = 1.4 V		300	5500	nA
		VCORE = 1.2 V		30	1250	^
ISRAM_RET	Current consumption of one SRAM bank under retention	VCORE = 1.4 V		35	1200	nA
t _{SRAM_EN, one}	Time taken to enable one SRAM bank			4	5	μs
t _{SRAM_DIS} , one	Time taken to disable one SRAM bank			4	5	μs
t _{SRAM_EN, all}	Time taken to enable all SRAM banks except Bank 0			7	8	μs
t _{SRAM_DIS} , all	Time taken to disable all SRAM banks except Bank 0			4	5	μs



5.24.12 Emulation and Debug

Table 5-48 lists the characteristics of the JTAG interface.

Table 5-48. JTAG

	PARAMETER	MIN	TYP	MAX	UNIT
f _{TCK}	TCK clock frequency	0		10	MHz
t _{TCK}	TCK clock period	100			ns
t _{TCK_LOW}	TCK clock low time		t _{TCK} /2		ns
t _{TCK_HIGH}	TCK clock high time		t _{TCK} /2		ns
t _{TCK_RISE}	TCK rise time	0		10	ns
t _{TCK_FALL}	TCK fall time	0		10	ns
t _{TMS_SU}	TMS setup time to TCK rise	30			ns
t _{TMS_HLD}	TMS hold time from TCK rise	9			ns
t _{TDI_SU}	TDI setup time to TCK rise	20			ns
t _{TDI_HLD}	TDI hold time from TCK rise	7			ns
t _{TDO_ZDV}	TCK fall to data valid from high impedance		9	44	ns
t _{TDO_DV}	TCK fall to data valid from data valid		9	44	ns
t _{TDO_DVZ}	TCK fall to high impedance from data valid		8	38	ns




图 5-74. JTAG Test Clock Input Timing




图 5-75. JTAG Test Access Port (TAP) Timing

6 Detailed Description

6.1 Overview

The MSP432P401x microcontroller is an ideal combination of the TI MSP430 low-power DNA, advance mixed-signal features, and the processing capabilities of the ARM 32-bit Cortex-M4 RISC engine. The microcontrollers ship with bundled driver libraries and are compatible with standard components of the ARM ecosystem.

6.2 Processor and Execution Features

The Cortex-M4 processor provides a high-performance low-cost platform that meets system requirements of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. The Thumb[®]-2 mixed 16- and 32-bit instruction set of the processor delivers the high performance that is expected of a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices (typically in the range of a few kilobytes of memory needed for microcontroller-class applications).

In the MSP432P401x MCUs, the Cortex-M4 processor can run up to 48 MHz, delivering high performance for the targeted class of applications, while at the same time maintaining ultra-low active power consumption.

6.2.1 Floating-Point Unit

The Cortex-M4 processor on the MSP432P401x MCUs includes a tightly coupled floating-point unit (FPU). The FPU is an IEEE 754 compliant single precision floating point module supporting add, subtract, multiply, divide, accumulate, and square-root operations. It also provides conversion between fixed-point and floating-point data formats and floating point constant instructions.

6.2.2 Memory Protection Unit

The Cortex-M4 processor on the MSP432P401x MCUs includes a tightly coupled memory protection unit (MPU) that supports up to eight protection regions. Applications can use the MPU to enforce memory privilege rules that isolate processes from each other or enforce memory access rules. These features are typically required for operating system handling purposes.

6.2.3 Nested Vectored Interrupt Controller (NVIC)

The NVIC supports up to 64 interrupts with eight levels of interrupt priority. The Cortex-M4 NVIC architecture allows for low latency, efficient interrupt and event handling, and seamless integration to device-level power-control strategies.

6.2.4 SysTick

The Cortex-M4 includes an integrated system timer, SysTick, which provides a simple, 24-bit, clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, and it is typically deployed either for operating system related purposes or as a general-purpose alarm mechanism.

6.2.5 Debug and Trace Features

The Cortex-M4 processor implements a complete hardware debug solution and provides high system visibility of the processor and memory through either a traditional 4-pin JTAG port or a 2-pin Serial Wire Debug (SWD) port, which is ideal for microcontrollers and other small-package devices. The SWJ-DP interface combines the SWD and JTAG debug ports into one module, which allows a seamless switch between the 2-pin and 4-pin modes of operation, depending on application needs.

www.ti.com.cn

For system trace, the processor integrates an Instrumentation Trace Macrocell (ITM) alongside data watch points and a profiling unit. To enable simple and cost-effective profiling of the system trace events, a Serial Wire Viewer (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.

注

For detailed specifications and information on the programmer's model for the Cortex-M4 CPU and the associated peripherals mentioned throughout 节 6.2, see the appropriate reference manual at www.arm.com.

6.3 Memory Map

The device supports a 4GB address space that is divided into eight 512MB zones (see

■ 6-1).




图 6-1. Device Memory Zones

6.3.1 Code Zone Memory Map

The region from 0x0000_0000 to 0x1FFF_FFFF is defined as the Code zone, and is accessible through the ICODE and DCODE buses of the Cortex-M4 processor and through the system DMA. This region maps the flash, the ROM, and the internal SRAM (permitting optimal single-cycle execution from the SRAM).

☑ 6-2 shows the MSP432P401x-specific memory map of the Code zone, as visible to the user code.




图 6-2. Code Zone Memory Map

6.3.1.1 Flash Memory Region

The 4MB region from $0x0000_0000$ to $0x003F_FFFF$ is defined as the flash memory region. This region is further divided into different types of flash memory regions, which are explained in \ddagger 6.4.1.

6.3.1.2 SRAM Region

The 1MB region from 0x0100_0000 to 0x010F_FFFF is defined as the SRAM region. This region is also aliased in the SRAM *zone* of the device, thereby allowing efficient access to the SRAM, both for instruction fetches and data reads. Refer to † 6.4.2 for more details.

6.3.1.3 ROM Region

The 1MB region from $0x0200_0000$ to $0x020F_FFFF$ is defined as the ROM region. Refer to \ddagger 6.4.3 for details about the ROM.

6.3.2 SRAM Zone Memory Map

The SRAM zone of the device lies in the address range of 0x2000_0000 to 0x3FFF_FFFF.

☐ 6-3 shows how this zone is divided.






图 6-3. SRAM Zone Memory Map

6.3.2.1 SRAM Region

The 1MB region from 0x2000_0000 to 0x200F_FFFF is defined as the SRAM region. The SRAM accessible in this region is also aliased in the Code zone of the device, thereby allowing efficient access to the SRAM, both for instruction fetches and data reads. Refer to † 6.4.2 for details about the SRAM.

6.3.2.2 SRAM Bit-Band Alias Region

The 32MB region from 0x2200_0000 through 0x23FF_FFFF forms the bit-band alias region for the 1-MB SRAM region. Bit-banding is a feature of the Cortex-M4 processor and allows the application to set or clear individual bits throughout the SRAM space without using the pipeline bandwidth of the processor to carry out an exclusive read-modify-write sequence.

6.3.3 Peripheral Zone Memory Map

The Peripheral zone of the device lies in the address range of 0x4000_0000 to 0x5FFF_FFFF. ₹ 6-4 shows how this range is further divided.






图 6-4. Peripheral Zone Memory Map

6.3.3.1 Peripheral Region

The 1MB region from 0x4000_0000 to 0x400F_FFFF is dedicated to the system and application control peripherals of the device. On the MSP432P401x MCUs, a total of 128KB of this region is dedicated for peripherals, while the rest is reserved. 表 6-1 lists the peripheral allocation within this 128-KB space. Note that all peripherals may not be available in all devices of the family (details in the REMARKS column). If a peripheral is listed as N/A for a particular device, treat the corresponding address space as reserved.

注

Peripherals that are marked as 16-bit should be accessed through byte or half-word size read or write only. Any 32-bit access to these peripherals results in a bus error response.

表 6-1. Peripheral Address Offsets

ADDRESS RANGE	PERIPHERAL	TABLE	REMARKS
0x4000_0000-0x4000_03FF	Timer_A0	表 6-2	16-bit peripheral
0x4000_0400-0x4000_07FF	Timer_A1	表 6-3	16-bit peripheral
0x4000_0800-0x4000_0BFF	Timer_A2	表 6-4	16-bit peripheral
0x4000_0C00-0x4000_0FFF	Timer_A3	表 6-5	16-bit peripheral
0x4000_1000-0x4000_13FF	eUSCI_A0	表 6-6	16-bit peripheral
0x4000_1400-0x4000_17FF	eUSCI_A1	表 6-7	16-bit peripheral
0x4000_1800-0x4000_1BFF	eUSCI_A2	表 6-8	16-bit peripheral
0x4000_1C00-0x4000_1FFF	eUSCI_A3	表 6-9	16-bit peripheral
0x4000_2000-0x4000_23FF	eUSCI_B0	表 6-10	16-bit peripheral
0x4000_2400-0x4000_27FF	eUSCI_B1	表 6-11	16-bit peripheral
0x4000_2800-0x4000_2BFF	eUSCI_B2	表 6-12	16-bit peripheral

Detailed Description

版权 © 2015-2016, Texas Instruments Incorporated



表 6-1. Peripheral Address Offsets (continued)

10000000000	DEDUCTOR	T451 F	DEMA DIZO
ADDRESS RANGE	PERIPHERAL	TABLE	REMARKS
0x4000_2C00-0x4000_2FFF	eUSCI_B3	表 6-13	16-bit peripheral
0x4000_3000-0x4000_33FF	REF_A	表 6-14	16-bit peripheral
0x4000_3400-0x4000_37FF	COMP_E0	表 6-15	16-bit peripheral
0x4000_3800-0x4000_3BFF	COMP_E1	表 6-16	16-bit peripheral
0x4000_3C00-0x4000_3FFF	AES256	表 6-17	16-bit peripheral
0x4000_4000-0x4000_43FF	CRC32	表 6-18	16-bit peripheral
0x4000_4400-0x4000_47FF	RTC_C	表 6-19	16-bit peripheral
0x4000_4800-0x4000_4BFF	WDT_A	表 6-20	16-bit peripheral
0x4000_4C00-0x4000_4FFF	Port Module	表 6-21	16-bit peripheral
0x4000_5000-0x4000_53FF	Port Mapping Controller	表 6-22	16-bit peripheral
0x4000_5400-0x4000_57FF	Capacitive Touch I/O 0	表 6-23	16-bit peripheral
0x4000_5800-0x4000_5BFF	Capacitive Touch I/O 1	表 6-24	16-bit peripheral
0x4000_5C00-0x4000_8FFF	Reserved		Read only, always reads 0h
0x4000_9000-0x4000_BFFF	Reserved		Read only, always reads 0h
0x4000_C000-0x4000_CFFF	Timer32	表 6-25	
0x4000_D000-0x4000_DFFF	Reserved		Read only, always reads 0h
0x4000_E000-0x4000_FFFF	DMA	表 6-26	
0x4001_0000-0x4001_03FF	PCM	表 6-27	
0x4001_0400-0x4001_07FF	CS	表 6-28	
0x4001_0800-0x4001_0FFF	PSS	表 6-29	
0x4001_1000-0x4001_17FF	FLCTL	表 6-30	
0x4001_1800-0x4001_1BFF	Reserved		Read only, always reads 0h
0x4001_1C00-0x4001_1FFF	Reserved		Read only, always reads 0h
0x4001_2000-0x4001_23FF	ADC14	表 6-31	
0x4001_2400-0x4001_FFFF	Reserved		Read only, always reads 0h

表 6-2. Timer_A0 Registers (Base Address: 0x4000_0000)

REGISTER NAME	ACRONYM	OFFSET
Timer_A0 Control	TA0CTL	00h
Timer_A0 Capture/Compare Control 0	TA0CCTL0	02h
Timer_A0 Capture/Compare Control 1	TA0CCTL1	04h
Timer_A0 Capture/Compare Control 2	TA0CCTL2	06h
Timer_A0 Capture/Compare Control 3	TA0CCTL3	08h
Timer_A0 Capture/Compare Control 4	TA0CCTL4	0Ah
Timer_A0 Counter	TA0R	10h
Timer_A0 Capture/Compare 0	TA0CCR0	12h
Timer_A0 Capture/Compare 1	TA0CCR1	14h
Timer_A0 Capture/Compare 2	TA0CCR2	16h
Timer_A0 Capture/Compare 3	TA0CCR3	18h
Timer_A0 Capture/Compare 4	TA0CCR4	1Ah
Timer_A0 Interrupt Vector	TAOIV	2Eh
Timer_A0 Expansion 0	TA0EX0	20h

表 6-3. Timer_A1 Registers (Base Address: 0x4000_0400)

REGISTER NAME	ACRONYM	OFFSET
Timer_A1 Control	TA1CTL	00h
Timer_A1 Capture/Compare Control 0	TA1CCTL0	02h



表 6-3. Timer_A1 Registers (Base Address: 0x4000_0400) (continued)

REGISTER NAME	ACRONYM	OFFSET
Timer_A1 Capture/Compare Control 1	TA1CCTL1	04h
Timer_A1 Capture/Compare Control 2	TA1CCTL2	06h
Timer_A1 Capture/Compare Control 3	TA1CCTL3	08h
Timer_A1 Capture/Compare Control 4	TA1CCTL4	0Ah
Timer_A1 Counter	TA1R	10h
Timer_A1 Capture/Compare 0	TA1CCR0	12h
Timer_A1 Capture/Compare 1	TA1CCR1	14h
Timer_A1 Capture/Compare 2	TA1CCR2	16h
Timer_A1 Capture/Compare 3	TA1CCR3	18h
Timer_A1 Capture/Compare 4	TA1CCR4	1Ah
Timer_A1 Interrupt Vector	TA1IV	2Eh
Timer_A1 Expansion 0	TA1EX0	20h

表 6-4. Timer_A2 Registers (Base Address: 0x4000_0800)

REGISTER NAME	ACRONYM	OFFSET
Timer_A2 Control	TA2CTL	00h
Timer_A2 Capture/Compare Control 0	TA2CCTL0	02h
Timer_A2 Capture/Compare Control 1	TA2CCTL1	04h
Timer_A2 Capture/Compare Control 2	TA2CCTL2	06h
Timer_A2 Capture/Compare Control 3	TA2CCTL3	08h
Timer_A2 Capture/Compare Control 4	TA2CCTL4	0Ah
Timer_A2 Counter	TA2R	10h
Timer_A2 Capture/Compare 0	TA2CCR0	12h
Timer_A2 Capture/Compare 1	TA2CCR1	14h
Timer_A2 Capture/Compare 2	TA2CCR2	16h
Timer_A2 Capture/Compare 3	TA2CCR3	18h
Timer_A2 Capture/Compare 4	TA2CCR4	1Ah
Timer_A2 Interrupt Vector	TA2IV	2Eh
Timer_A2 Expansion 0	TA2EX0	20h

表 6-5. Timer_A3 Registers (Base Address: 0x4000_0C00)

REGISTER NAME	ACRONYM	OFFSET
Timer_A3 Control	TA3CTL	00h
Timer_A3 Capture/Compare Control 0	TA3CCTL0	02h
Timer_A3 Capture/Compare Control 1	TA3CCTL1	04h
Timer_A3 Capture/Compare Control 2	TA3CCTL2	06h
Timer_A3 Capture/Compare Control 3	TA3CCTL3	08h
Timer_A3 Capture/Compare Control 4	TA3CCTL4	0Ah
Timer_A3 Counter	TA3R	10h
Timer_A3 Capture/Compare 0	TA3CCR0	12h
Timer_A3 Capture/Compare 1	TA3CCR1	14h
Timer_A3 Capture/Compare 2	TA3CCR2	16h
Timer_A3 Capture/Compare 3	TA3CCR3	18h
Timer_A3 Capture/Compare 4	TA3CCR4	1Ah
Timer_A3 Interrupt Vector	TA3IV	2Eh
Timer_A3 Expansion 0	TA3EX0	20h



表 6-6. eUSCI_A0 Registers (Base Address: 0x4000_1000)

REGISTER NAME	ACRONYM	OFFSET
eUSCI_A0 Control Word 0	UCA0CTLW0	00h
eUSCI_A0 Control Word 1	UCA0CTLW1	02h
eUSCI_A0 Baud Rate Control	UCA0BRW	06h
eUSCI_A0 Modulation Control	UCA0MCTLW	08h
eUSCI_A0 Status	UCA0STATW	0Ah
eUSCI_A0 Receive Buffer	UCA0RXBUF	0Ch
eUSCI_A0 Transmit Buffer	UCA0TXBUF	0Eh
eUSCI_A0 Auto Baud Rate Control	UCA0ABCTL	10h
eUSCI_A0 IrDA Control	UCA0IRCTL	12h
eUSCI_A0 Interrupt Enable	UCA0IE	1Ah
eUSCI_A0 Interrupt Flag	UCA0IFG	1Ch
eUSCI_A0 Interrupt Vector	UCA0IV	1Eh

表 6-7. eUSCI_A1 Registers (Base Address: 0x4000_1400)

REGISTER NAME	ACRONYM	OFFSET
eUSCI_A1 Control Word 0	UCA1CTLW0	00h
eUSCI_A1 Control Word 1	UCA1CTLW1	02h
eUSCI_A1 Baud Rate Control	UCA1BRW	06h
eUSCI_A1 Modulation Control	UCA1MCTLW	08h
eUSCI_A1 Status	UCA1STATW	0Ah
eUSCI_A1 Receive Buffer	UCA1RXBUF	0Ch
eUSCI_A1 Transmit Buffer	UCA1TXBUF	0Eh
eUSCI_A1 Auto Baud Rate Control	UCA1ABCTL	10h
eUSCI_A1 IrDA Control	UCA1IRCTL	12h
eUSCI_A1 Interrupt Enable	UCA1IE	1Ah
eUSCI_A1 Interrupt Flag	UCA1IFG	1Ch
eUSCI_A1 Interrupt Vector	UCA1IV	1Eh

表 6-8. eUSCI_A2 Registers (Base Address: 0x4000_1800)

REGISTER NAME	ACRONYM	OFFSET
eUSCI_A2 Control Word 0	UCA2CTLW0	00h
eUSCI_A2 Control Word 1	UCA2CTLW1	02h
eUSCI_A2 Baud Rate Control	UCA2BRW	06h
eUSCI_A2 Modulation Control	UCA2MCTLW	08h
eUSCI_A2 Status	UCA2STATW	0Ah
eUSCI_A2 Receive Buffer	UCA2RXBUF	0Ch
eUSCI_A2 Transmit Buffer	UCA2TXBUF	0Eh
eUSCI_A2 Auto Baud Rate Control	UCA2ABCTL	10h
eUSCI_A2 IrDA Control	UCA2IRCTL	12h
eUSCI_A2 Interrupt Enable	UCA2IE	1Ah
eUSCI_A2 Interrupt Flag	UCA2IFG	1Ch
eUSCI_A2 Interrupt Vector	UCA2IV	1Eh



表 6-9. eUSCI_A3 Registers (Base Address: 0x4000_1C00)

REGISTER NAME	ACRONYM	OFFSET
eUSCI_A3 Control Word 0	UCA3CTLW0	00h
eUSCI_A3 Control Word 1	UCA3CTLW1	02h
eUSCI_A3 Baud Rate Control	UCA3BRW	06h
eUSCI_A3 Modulation Control	UCA3MCTLW	08h
eUSCI_A3 Status	UCA3STATW	0Ah
eUSCI_A3 Receive Buffer	UCA3RXBUF	0Ch
eUSCI_A3 Transmit Buffer	UCA3TXBUF	0Eh
eUSCI_A3 Auto Baud Rate Control	UCA3ABCTL	10h
eUSCI_A3 IrDA Control	UCA3IRCTL	12h
eUSCI_A3 Interrupt Enable	UCA3IE	1Ah
eUSCI_A3 Interrupt Flag	UCA3IFG	1Ch
eUSCI_A3 Interrupt Vector	UCA3IV	1Eh

表 6-10. eUSCI_B0 Registers (Base Address: 0x4000_2000)

REGISTER NAME	ACRONYM	OFFSET
eUSCI_B0 Control Word 0	UCB0CTLW0	00h
eUSCI_B0 Control Word 1	UCB0CTLW1	02h
eUSCI_B0 Bit Rate Control Word	UCB0BRW	06h
eUSCI_B0 Status Word	UCB0STATW	08h
eUSCI_B0 Byte Counter Threshold	UCB0TBCNT	0Ah
eUSCI_B0 Receive Buffer	UCB0RXBUF	0Ch
eUSCI_B0 Transmit Buffer	UCB0TXBUF	0Eh
eUSCI_B0 I2C Own Address 0	UCB0I2COA0	14h
eUSCI_B0 I2C Own Address 1	UCB0I2COA1	16h
eUSCI_B0 I2C Own Address 2	UCB0I2COA2	18h
eUSCI_B0 I2C Own Address 3	UCB0I2COA3	1Ah
eUSCI_B0 Received Address	UCB0ADDRX	1Ch
eUSCI_B0 Address Mask	UCB0ADDMASK	1Eh
eUSCI_B0 I2C Slave Address	UCB0I2CSA	20h
eUSCI_B0 Interrupt Enable	UCB0IE	2Ah
eUSCI_B0 Interrupt Flag	UCB0IFG	2Ch
eUSCI_B0 Interrupt Vector	UCB0IV	2Eh

表 6-11. eUSCI_B1 Registers (Base Address: 0x4000_2400)

REGISTER NAME	ACRONYM	OFFSET
eUSCI_B1 Control Word 0	UCB1CTLW0	00h
eUSCI_B1 Control Word 1	UCB1CTLW1	02h
eUSCI_B1 Bit Rate Control Word	UCB1BRW	06h
eUSCI_B1 Status Word	UCB1STATW	08h
eUSCI_B1 Byte Counter Threshold	UCB1TBCNT	0Ah
eUSCI_B1 Receive Buffer	UCB1RXBUF	0Ch
eUSCI_B1 Transmit Buffer	UCB1TXBUF	0Eh
eUSCI_B1 I2C Own Address 0	UCB1I2COA0	14h
eUSCI_B1 I2C Own Address 1	UCB1I2COA1	16h
eUSCI_B1 I2C Own Address 2	UCB1I2COA2	18h
eUSCI_B1 I2C Own Address 3	UCB1I2COA3	1Ah
eUSCI_B1 Received Address	UCB1ADDRX	1Ch



表 6-11. eUSCI_B1 Registers (Base Address: 0x4000_2400) (continued)

REGISTER NAME	ACRONYM	OFFSET
eUSCI_B1 Address Mask	UCB1ADDMASK	1Eh
eUSCI_B1 I2C Slave Address	UCB1I2CSA	20h
eUSCI_B1 Interrupt Enable	UCB1IE	2Ah
eUSCI_B1 Interrupt Flag	UCB1IFG	2Ch
eUSCI_B1 Interrupt Vector	UCB1IV	2Eh

表 6-12. eUSCI_B2 Registers (Base Address: 0x4000_2800)

REGISTER NAME	ACRONYM	OFFSET
eUSCI_B2 Control Word 0	UCB2CTLW0	00h
eUSCI_B2 Control Word 1	UCB2CTLW1	02h
eUSCI_B2 Bit Rate Control Word	UCB2BRW	06h
eUSCI_B2 Status Word	UCB2STATW	08h
eUSCI_B2 Byte Counter Threshold	UCB2TBCNT	0Ah
eUSCI_B2 Receive Buffer	UCB2RXBUF	0Ch
eUSCI_B2 Transmit Buffer	UCB2TXBUF	0Eh
eUSCI_B2 I2C Own Address 0	UCB2I2COA0	14h
eUSCI_B2 I2C Own Address 1	UCB2I2COA1	16h
eUSCI_B2 I2C Own Address 2	UCB2I2COA2	18h
eUSCI_B2 I2C Own Address 3	UCB2I2COA3	1Ah
eUSCI_B2 Received Address	UCB2ADDRX	1Ch
eUSCI_B2 Address Mask	UCB2ADDMASK	1Eh
eUSCI_B2 I2C Slave Address	UCB2I2CSA	20h
eUSCI_B2 Interrupt Enable	UCB2IE	2Ah
eUSCI_B2 Interrupt Flag	UCB2IFG	2Ch
eUSCI_B2 Interrupt Vector	UCB2IV	2Eh

表 6-13. eUSCI_B3 Registers (Base Address: 0x4000_2C00)

REGISTER NAME	ACRONYM	OFFSET
eUSCI_B3 Control Word 0	UCB3CTLW0	00h
eUSCI_B3 Control Word 1	UCB3CTLW1	02h
eUSCI_B3 Bit Rate Control Word	UCB3BRW	06h
eUSCI_B3 Status Word	UCB3STATW	08h
eUSCI_B3 Byte Counter Threshold	UCB3TBCNT	0Ah
eUSCI_B3 Receive Buffer	UCB3RXBUF	0Ch
eUSCI_B3 Transmit Buffer	UCB3TXBUF	0Eh
eUSCI_B3 I2C Own Address 0	UCB3I2COA0	14h
eUSCI_B3 I2C Own Address 1	UCB3I2COA1	16h
eUSCI_B3 I2C Own Address 2	UCB3I2COA2	18h
eUSCI_B3 I2C Own Address 3	UCB3I2COA3	1Ah
eUSCI_B3 Received Address	UCB3ADDRX	1Ch
eUSCI_B3 Address Mask	UCB3ADDMASK	1Eh
eUSCI_B3 I2C Slave Address	UCB3I2CSA	20h
eUSCI_B3 Interrupt Enable	UCB3IE	2Ah
eUSCI_B3 Interrupt Flag	UCB3IFG	2Ch
eUSCI_B3 Interrupt Vector	UCB3IV	2Eh

表 6-14. REF_A Registers (Base Address: 0x4000_3000)

REGISTER NAME	ACRONYM	OFFSET
REF_A Control 0	REFCTL0	00h

表 6-15. COMP_E0 Registers (Base Address: 0x4000_3400)

REGISTER NAME	ACRONYM	OFFSET
Comparator_E0 Control 0	CE0CTL0	00h
Comparator_E0 Control 1	CE0CTL1	02h
Comparator_E0 Control 2	CE0CTL2	04h
Comparator_E0 Control 3	CE0CTL3	06h
Comparator_E0 Interrupt	CE0INT	0Ch
Comparator_E0 Interrupt Vector Word	CE0IV	0Eh

表 6-16. COMP_E1 Registers (Base Address: 0x4000_3800)

REGISTER NAME	ACRONYM	OFFSET
Comparator_E1 Control 0	CE1CTL0	00h
Comparator_E1 Control 1	CE1CTL1	02h
Comparator_E1 Control 2	CE1CTL2	04h
Comparator_E1 Control 3	CE1CTL3	06h
Comparator_E1 Interrupt	CE1INT	0Ch
Comparator_E1 Interrupt Vector Word	CE1IV	0Eh

表 6-17. AES256 Registers (Base Address: 0x4000_3C00)

REGISTER NAME	ACRONYM	OFFSET
AES Accelerator Control 0	AESACTL0	00h
AES Accelerator Control 1	AESACTL1	02h
AES Accelerator Status	AESASTAT	04h
AES Accelerator Key	AESAKEY	06h
AES Accelerator Data In	AESADIN	08h
AES Accelerator Data Out	AESADOUT	0Ah
AES Accelerator XORed Data In	AESAXDIN	0Ch
AES Accelerator XORed Data In (no trigger)	AESAXIN	0Eh

表 6-18. CRC32 Registers (Base Address: 0x4000_4000)

REGISTER NAME	ACRONYM	OFFSET
CRC32 Data Input Low	CRC32DI	000h
CRC32 Data In Reverse Low	CRC32DIRB	004h
CRC32 Initialization and Result Low	CRC32INIRES_LO	008h
CRC32 Initialization and Result High	CRC32INIRES_HI	00Ah
CRC32 Result Reverse Low	CRC32RESR_LO	00Ch
CRC32 Result Reverse High	CRC32RESR_HI	00Eh
CRC16 Data Input Low	CRC16DI	010h
CRC16 Data In Reverse Low	CRC16DIRB	014h
CRC16 Initialization and Result	CRC16INIRES	018h
CRC16 Result Reverse	CRC16RESR	01Eh

100 Detailed Description



表 6-19. RTC_C Registers (Base Address: 0x4000_4400)

REGISTER NAME	ACRONYM	OFFSET
Real-Time Clock Control 0	RTCCTL0	00h
Real-Time Clock Control 1, 3	RTCCTL13	02h
Real-Time Clock Offset Calibration	RTCOCAL	04h
Real-Time Clock Temperature Compensation	RTCTCMP	06h
Real-Time Prescale Timer 0 Control	RTCPS0CTL	08h
Real-Time Prescale Timer 1 Control	RTCPS1CTL	0Ah
Real-Time Prescale Timer 0, 1 Counter	RTCPS	0Ch
Real Time Clock Interrupt Vector	RTCIV	0Eh
Real-Time Clock Seconds, Minutes	RTCTIM0	10h
Real-Time Clock Hour, Day of Week	RTCTIM1	12h
Real-Time Clock Date	RTCDATE	14h
Real-Time Clock Year	RTCYEAR	16h
Real-Time Clock Minutes, Hour Alarm	RTCAMINHR	18h
Real-Time Clock Day of Week, Day of Month Alarm	RTCADOWDAY	1Ah
Binary-to-BCD Conversion	RTCBIN2BCD	1Ch
BCD-to-Binary Conversion	RTCBCD2BIN	1Eh

表 6-20. WDT_A Registers (Base Address: 0x4000_4800)

REGISTER NAME	ACRONYM	OFFSET
Watchdog Timer Control	WDTCTL	0Ch

表 6-21. Port Registers (Base Address: 0x4000_4C00)

REGISTER NAME	ACRONYM	OFFSET
Port 1 Input	P1IN	000h
Port 2 Input	P2IN	001h
Port 1 Output	P1OUT	002h
Port 2 Output	P2OUT	003h
Port 1 Direction	P1DIR	004h
Port 2 Direction	P2DIR	005h
Port 1 Resistor Enable	P1REN	006h
Port 2 Resistor Enable	P2REN	007h
Port 2 Drive Strength	P2DS	009h
Port 1 Select 0	P1SEL0	00Ah
Port 2 Select 0	P2SEL0	00Bh
Port 1 Select 1	P1SEL1	00Ch
Port 2 Select 1	P2SEL1	00Dh
Port 1 Interrupt Vector	P1IV	00Eh
Port 1 Complement Selection	P1SELC	016h
Port 2 Complement Selection	P2SELC	017h
Port 1 Interrupt Edge Select	P1IES	018h
Port 2 Interrupt Edge Select	P2IES	019h
Port 1 Interrupt Enable	P1IE	01Ah
Port 2 Interrupt Enable	P2IE	01Bh
Port 1 Interrupt Flag	P1IFG	01Ch
Port 2 Interrupt Flag	P2IFG	01Dh
Port 2 Interrupt Vector	P2IV	01Eh
Port 3 Input	P3IN	020h

表 6-21. Port Registers (Base Address: 0x4000_4C00) (continued)

REGISTER NAME	ACRONYM	OFFSET
Port 4 Input	P4IN	021h
Port 3 Output	P3OUT	022h
Port 4 Output	P4OUT	023h
Port 3 Direction	P3DIR	024h
Port 4 Direction	P4DIR	025h
Port 3 Resistor Enable	P3REN	026h
Port 4 Resistor Enable	P4REN	027h
Port 3 Select 0	P3SEL0	02Ah
Port 4 Select 0	P4SEL0	02Bh
Port 3 Select 1	P3SEL1	02Ch
Port 4 Select 1	P4SEL1	02Dh
Port 3 Interrupt Vector	P3IV	02Eh
Port 3 Complement Selection	P3SELC	036h
Port 4 Complement Selection	P4SELC	037h
Port 3 Interrupt Edge Select	P3IES	038h
Port 4 Interrupt Edge Select	P4IES	039h
Port 3 Interrupt Enable	P3IE	03Ah
Port 4 Interrupt Enable	P4IE	03Bh
Port 3 Interrupt Flag	P3IFG	03Ch
Port 4 Interrupt Flag	P4IFG	03Dh
Port 4 Interrupt Vector	P4IV	03Eh
Port 5 Input	P5IN	040h
Port 6 Input	P6IN	041h
Port 5 Output	P5OUT	042h
Port 6 Output	P6OUT	043h
Port 5 Direction	P5DIR	044h
Port 6 Direction	P6DIR	045h
Port 5 Resistor Enable	P5REN	046h
Port 6 Resistor Enable	P6REN	047h
Port 5 Select 0	P5SEL0	04Ah
Port 6 Select 0	P6SEL0	04Bh
Port 5 Select 1	P5SEL1	04Ch
Port 6 Select 1	P6SEL1	04Dh
Port 5 Interrupt Vector	P5IV	04Eh
Port 5 Complement Selection	P5SELC	056h
Port 6 Complement Selection	P6SELC	057h
Port 5 Interrupt Edge Select	P5IES	058h
Port 6 Interrupt Edge Select	P6IES	059h
Port 5 Interrupt Enable	P5IE	05Ah
Port 6 Interrupt Enable	P6IE	05Bh
Port 5 Interrupt Flag	P5IFG	05Ch
Port 6 Interrupt Flag	P6IFG	05Dh
Port 6 Interrupt Vector	P6IV	05Eh
Port 7 Input	P7IN	060h
Port 8 Input	P8IN	061h
Port 7 Output	P7OUT	062h
Port 8 Output	P8OUT	063h

102



表 6-21. Port Registers (Base Address: 0x4000_4C00) (continued)

REGISTER NAME	ACRONYM	OFFSET
Port 7 Direction	P7DIR	064h
Port 8 Direction	P8DIR	065h
Port 7 Resistor Enable	P7REN	066h
Port 8 Resistor Enable	P8REN	067h
Port 7 Select 0	P7SEL0	06Ah
Port 8 Select 0	P8SEL0	06Bh
Port 7 Select 1	P7SEL1	06Ch
Port 8 Select 1	P8SEL1	06Dh
Port 7 Interrupt Vector	P7IV	06Eh
Port 7 Complement Selection	P7SELC	076h
Port 8 Complement Selection	P8SELC	077h
Port 7 Interrupt Edge Select	P7IES	078h
Port 8 Interrupt Edge Select	P8IES	079h
Port 7 Interrupt Enable	P7IE	07Ah
Port 8 Interrupt Enable	P8IE	07Bh
Port 7 Interrupt Flag	P7IFG	07Ch
Port 8 Interrupt Flag	P8IFG	07Dh
Port 8 Interrupt Vector	P8IV	07Eh
Port 9 Input	P9IN	080h
Port 10 Input	P10IN	081h
Port 9 Output	P9OUT	082h
Port 10 Output	P10OUT	083h
Port 9 Direction	P9DIR	084h
Port 10 Direction	P10DIR	085h
Port 9 Resistor Enable	P9REN	086h
Port 10 Resistor Enable	P10REN	087h
Port 9 Select 0	P9SEL0	08Ah
Port 10 Select 0	P10SEL0	08Bh
Port 9 Select 1	P9SEL1	08Ch
Port 10 Select 1	P10SEL1	08Dh
Port 9 Interrupt Vector	P9IV	08Eh
Port 9 Complement Selection	P9SELC	096h
Port 10 Complement Selection	P10SELC	097h
Port 9 Interrupt Edge Select	P9IES	098h
Port 10 Interrupt Edge Select	P10IES	099h
Port 9 Interrupt Enable	P9IE	09Ah
Port 10 Interrupt Enable	P10IE	09Bh
Port 9 Interrupt Flag	P9IFG	09Ch
Port 10 Interrupt Flag	P10IFG	09Dh
Port 10 Interrupt Vector	P10IV	09Eh
Port J Input	PJIN	120h
Port J Output	PJOUT	122h
Port J Direction	PJDIR	124h
Port J Resistor Enable	PJREN	126h
Port J Select 0	PJSEL0	12Ah
Port J Select 1	PJSEL1	12Ch
Port J Complement Select	PJSELC	136h



表 6-22. PMAP Registers (Base Address: 0x4000_5000)

REGISTER NAME	ACRONYM	OFFSET
Port Mapping Key	PMAPKEYID	00h
Port Mapping Control	PMAPCTL	02h
Port Mapping P2.0	P2MAP0	10h
Port Mapping P2.1	P2MAP1	11h
Port Mapping P2.2	P2MAP2	12h
Port Mapping P2.3	P2MAP3	13h
Port Mapping P2.4	P2MAP4	14h
Port Mapping P2.5	P2MAP5	15h
Port Mapping P2.6	P2MAP6	16h
Port Mapping P2.7	P2MAP7	17h
Port Mapping P3.0	P3MAP0	18h
Port Mapping P3.1	P3MAP1	19h
Port Mapping P3.2	P3MAP2	1Ah
Port Mapping P3.3	P3MAP3	1Bh
Port Mapping P3.4	P3MAP4	1Ch
Port Mapping P3.5	P3MAP5	1Dh
Port Mapping P3.6	P3MAP6	1Eh
Port Mapping P3.7	P3MAP7	1Fh
Port Mapping P7.0	P7MAP0	38h
Port Mapping P7.1	P7MAP1	39h
Port Mapping P7.2	P7MAP2	3Ah
Port Mapping P7.3	P7MAP3	3Bh
Port Mapping P7.4	P7MAP4	3Ch
Port Mapping P7.5	P7MAP5	3Dh
Port Mapping P7.6	P7MAP6	3Eh
Port Mapping P7.7	P7MAP7	3Fh

表 6-23. Capacitive Touch I/O 0 Registers (Base Address: 0x4000_5400)

REGISTER NAME	ACRONYM	OFFSET
Capacitive Touch I/O 0 Control	CAPTIO0CTL	0Eh

表 6-24. Capacitive Touch I/O 1 Registers (Base Address: 0x4000_5800)

REGISTER NAME	ACRONYM	OFFSET
Capacitive Touch I/O 1 Control	CAPTIO1CTL	0Eh

表 6-25. Timer32 Registers (Base Address: 0x4000_C000)

REGISTER NAME	ACRONYM	OFFSET
Timer 1 Load	T32LOAD1	00h
Timer 1 Current Value	T32VALUE1	04h
Timer 1 Timer Control	T32CONTROL1	08h
Timer 1 Interrupt Clear	T32INTCLR1	0Ch
Timer 1 Raw Interrupt Status	T32RIS1	10h
Timer 1 Interrupt Status	T32MIS1	14h
Timer 1 Background Load	T32BGLOAD1	18h
Timer 2 Load	T32LOAD2	20h
Timer 2 Current Value	T32VALUE2	24h

Detailed Description



表 6-25. Timer32 Registers (Base Address: 0x4000_C000) (continued)

REGISTER NAME	ACRONYM	OFFSET
Timer 2 Timer Control	T32CONTROL2	28h
Timer 2 Interrupt Clear	T32INTCLR2	2Ch
Timer 2 Raw Interrupt Status	T32RIS2	30h
Timer 2 Interrupt Status	T32MIS2	34h
Timer 2 Background Load	T32BGLOAD2	38h

表 6-26. DMA Registers (Base Address: 0x4000_E000)

REGISTER NAME	ACRONYM	OFFSET
Device Configuration Status	DMA_DEVICE_CFG	000h
Software Channel Trigger	DMA_SW_CHTRIG	004h
Channel 0 Source Configuration	DMA_CH0_SRCCFG	010h
Channel 1 Source Configuration	DMA_CH1_SRCCFG	014h
Channel 2 Source Configuration	DMA_CH2_SRCCFG	018h
Channel 3 Source Configuration	DMA_CH3_SRCCFG	01Ch
Channel 4 Source Configuration	DMA_CH4_SRCCFG	020h
Channel 5 Source Configuration	DMA_CH5_SRCCFG	024h
Channel 6 Source Configuration	DMA_CH6_SRCCFG	028h
Channel 7 Source Configuration	DMA_CH7_SRCCFG	02Ch
Interrupt 1 Source Channel Configuration	DMA_INT1_SRCCFG	100h
Interrupt 2 Source Channel Configuration	DMA_INT2_SRCCFG	104h
Interrupt 3 Source Channel Configuration	DMA_INT3_SRCCFG	108h
Interrupt 0 Source Channel Flag	DMA_INT0_SRCFLG	110h
Interrupt 0 Source Channel Clear Flag	DMA_INT0_CLRFLG	114h
Status	DMA_STAT	1000h
Configuration	DMA_CFG	1004h
Channel Control Data Base Pointer	DMA_CTLBASE	1008h
Channel Alternate Control Data Base Pointer	DMA_ALTBASE	100Ch
Channel Wait on Request Status	DMA_WAITSTAT	1010h
Channel Software Request	DMA_SWREQ	1014h
Channel Useburst Set	DMA_USEBURSTSET	1018h
Channel Useburst Clear	DMA_USEBURSTCLR	101Ch
Channel Request Mask Set	DMA_REQMASKSET	1020h
Channel Request Mask Clear	DMA_REQMASKCLR	1024h
Channel Enable Set	DMA_ENASET	1028h
Channel Enable Clear	DMA_ENACLR	102Ch
Channel Primary-Alternate Set	DMA_ALTSET	1030h
Channel Primary-Alternate Clear	DMA_ALTCLR	1034h
Channel Priority Set	DMA_PRIOSET	1038h
Channel Priority Clear	DMA_PRIOCLR	103Ch
Bus Error Clear	DMA_ERRCLR	104Ch

表 6-27. PCM Registers (Base Address: 0x4001_0000)

REGISTER NAME	ACRONYM	OFFSET
Control 0	PCMCTL0	00h
Control 1	PCMCTL1	04h
Interrupt Enable	PCMIE	08h
Interrupt Flag	PCMIFG	0Ch

表 6-27. PCM Registers (Base Address: 0x4001_0000) (continued)

REGISTER NAME	ACRONYM	OFFSET
Clear Interrupt Flag	PCMCLRIFG	10h

表 6-28. CS Registers (Base Address: 0x4001_0400)

REGISTER NAME	ACRONYM	OFFSET
Key	CSKEY	00h
Control 0	CSCTL0	04h
Control 1	CSCTL1	08h
Control 2	CSCTL2	0Ch
Control 3	CSCTL3	10h
Clock Enable	CSCLKEN	30h
Status	CSSTAT	34h
Interrupt Enable	CSIE	40h
Interrupt Flag	CSIFG	48h
Clear Interrupt Flag	CSCLRIFG	50h
Set Interrupt Flag	CSSETIFG	58h
DCO External Resistor Calibration 0	CSDCOERCAL0	60h
DCO External Resistor Calibration 1	CSDCOERCAL1	64h

表 6-29. PSS Registers (Base Address: 0x4001_0800)

REGISTER NAME	ACRONYM	OFFSET
Key	PSSKEY	00h
Control 0	PSSCTL0	04h
Interrupt Enable	PSSIE	34h
Interrupt Flag	PSSIFG	38h
Clear Interrupt Flag	PSSCLRIFG	3Ch

表 6-30. FLCTL Registers (Base Address: 0x4001_1000)

REGISTER NAME	ACRONYM	OFFSET
Power Status	FLCTL_POWER_STAT	000h
Bank 0 Read Control	FLCTL_BANK0_RDCTL	010h
Bank 1 Read Control	FLCTL_BANK1_RDCTL	014h
Read Burst/Compare Control and Status	FLCTL_RDBRST_CTLSTAT	020h
Read Burst/Compare Start Address	FLCTL_RDBRST_STARTADDR	024h
Read Burst/Compare Length	FLCTL_RDBRST_LEN	028h
Read Burst/Compare Fail Address	FLCTL_RDBRST_FAILADDR	03Ch
Read Burst/Compare Fail Count	FLCTL_RDBRST_FAILCNT	040h
Program Control and Status	FLCTL_PRG_CTLSTAT	050h
Program Burst Control and Status	FLCTL_PRGBRST_CTLSTAT	054h
Program Burst Start Address	FLCTL_PRGBRST_STARTADDR	058h
Program Burst Data0 0	FLCTL_PRGBRST_DATA0_0	060h
Program Burst Data0 1	FLCTL_PRGBRST_DATA0_1	064h
Program Burst Data0 2	FLCTL_PRGBRST_DATA0_2	068h
Program Burst Data0 3	FLCTL_PRGBRST_DATA0_3	06Ch
Program Burst Data1 0	FLCTL_PRGBRST_DATA1_0	070h
Program Burst Data1 1	FLCTL_PRGBRST_DATA1_1	074h
Program Burst Data1 2	FLCTL_PRGBRST_DATA1_2	078h

Detailed Description



表 6-30. FLCTL Registers (Base Address: 0x4001_1000) (continued)

REGISTER NAME	ACRONYM	OFFSET
Program Burst Data1 3	FLCTL_PRGBRST_DATA1_3	07Ch
Program Burst Data2 0	FLCTL_PRGBRST_DATA2_0	080h
Program Burst Data2 1	FLCTL_PRGBRST_DATA2_1	084h
Program Burst Data2 2	FLCTL_PRGBRST_DATA2_2	088h
Program Burst Data2 3	FLCTL_PRGBRST_DATA2_3	08Ch
Program Burst Data3 0	FLCTL_PRGBRST_DATA3_0	090h
Program Burst Data3 1	FLCTL_PRGBRST_DATA3_1	094h
Program Burst Data3 2	FLCTL_PRGBRST_DATA3_2	098h
Program Burst Data3 3	FLCTL_PRGBRST_DATA3_3	09Ch
Erase Control and Status	FLCTL_ERASE_CTLSTAT	0A0h
Erase Sector Address	FLCTL_ERASE_SECTADDR	0A4h
Information Memory Bank 0 Write/Erase Protection	FLCTL_BANK0_INFO_WEPROT	0B0h
Main Memory Bank 0 Write/Erase Protection	FLCTL_BANK0_MAIN_WEPROT	0B4h
Information Memory Bank 1 Write/Erase Protection	FLCTL_BANK1_INFO_WEPROT	0C0h
Main Memory Bank 1 Write/Erase Protection	FLCTL_BANK1_MAIN_WEPROT	0C4h
Benchmark Control and Status	FLCTL_BMRK_CTLSTAT	0D0h
Benchmark Instruction Fetch Count	FLCTL_BMRK_IFETCH	0D4h
Benchmark Data Read Count	FLCTL_BMRK_DREAD	0D8h
Benchmark Count Compare	FLCTL_BMRK_CMP	0DCh
Interrupt Flag	FLCTL_IFG	0F0h
Interrupt Enable	FLCTL_IE	0F4h
Clear Interrupt Flag	FLCTL_CLRIFG	0F8h
Set Interrupt Flag	FLCTL_SETIFG	0FCh
Read Timing Control	FLCTL_READ_TIMCTL	100h
Read Margin Timing Control	FLCTL_READMARGIN_TIMCTL	104h
Program Verify Timing Control	FLCTL_PRGVER_TIMCTL	108h
Erase Verify Timing Control	FLCTL_ERSVER_TIMCTL	10Ch
Program Timing Control	FLCTL_PROGRAM_TIMCTL	114h
Erase Timing Control	FLCTL_ERASE_TIMCTL	118h
Mass Erase Timing Control	FLCTL_MASSERASE_TIMCTL	11Ch
Burst Program Timing Control	FLCTL_BURSTPRG_TIMCTL	120h

表 6-31. ADC14 Registers (Base Address: 0x4001_2000)

REGISTER NAME	ACRONYM	OFFSET
Control 0	ADC14CTL0	00h
Control 1	ADC14CTL1	04h
Window Comparator Low Threshold 0	ADC14LO0	08h
Window Comparator High Threshold 0	ADC14HI0	0Ch
Window Comparator Low Threshold 1	ADC14LO1	10h
Window Comparator High Threshold 1	ADC14HI1	14h
Memory Control 0	ADC14MCTL0	18h
Memory Control 1	ADC14MCTL1	1Ch
Memory Control 2	ADC14MCTL2	20h
Memory Control 3	ADC14MCTL3	24h
Memory Control 4	ADC14MCTL4	28h
Memory Control 5	ADC14MCTL5	2Ch
Memory Control 6	ADC14MCTL6	30h



表 6-31. ADC14 Registers (Base Address: 0x4001_2000) (continued)

REGISTER NAME	ACRONYM	OFFSET
Memory Control 7	ADC14MCTL7	34h
Memory Control 8	ADC14MCTL8	38h
Memory Control 9	ADC14MCTL9	3Ch
Memory Control 10	ADC14MCTL10	40h
Memory Control 11	ADC14MCTL11	44h
Memory Control 12	ADC14MCTL12	48h
Memory Control 13	ADC14MCTL13	4Ch
Memory Control 14	ADC14MCTL14	50h
Memory Control 15	ADC14MCTL15	54h
Memory Control 16	ADC14MCTL16	58h
Memory Control 17	ADC14MCTL17	5Ch
Memory Control 18	ADC14MCTL18	60h
Memory Control 19	ADC14MCTL19	64h
Memory Control 20	ADC14MCTL20	68h
Memory Control 21	ADC14MCTL21	6Ch
Memory Control 22	ADC14MCTL22	70h
Memory Control 23	ADC14MCTL23	74h
Memory Control 24	ADC14MCTL24	78h
Memory Control 25	ADC14MCTL25	7Ch
Memory Control 26	ADC14MCTL26	80h
Memory Control 27	ADC14MCTL27	84h
Memory Control 28	ADC14MCTL28	88h
Memory Control 29	ADC14MCTL29	8Ch
Memory Control 30	ADC14MCTL30	90h
Memory Control 31	ADC14MCTL31	94h
Memory 0	ADC14MEM0	98h
Memory 1	ADC14MEM1	9Ch
Memory 2	ADC14MEM2	A0h
Memory 3	ADC14MEM3	A4h
Memory 4	ADC14MEM4	A8h
Memory 5	ADC14MEM5	ACh
Memory 6	ADC14MEM6	B0h
Memory 7	ADC14MEM7	B4h
Memory 8	ADC14MEM8	B8h
Memory 9	ADC14MEM9	BCh
Memory 10	ADC14MEM10	C0h
Memory 11	ADC14MEM11	C4h
Memory 12	ADC14MEM12	C8h
Memory 13	ADC14MEM13	CCh
Memory 14	ADC14MEM14	D0h
Memory 15	ADC14MEM15	D4h
Memory 16	ADC14MEM16	D8h
Memory 17	ADC14MEM17	DCh
Memory 18	ADC14MEM18	E0h
Memory 19	ADC14MEM19	E4h
Memory 20	ADC14MEM20	E8h
Memory 21	ADC14MEM21	ECh

108



表 6-31. ADC14 Registers (Base Address: 0x4001_2000) (continued)

REGISTER NAME	ACRONYM	OFFSET
Memory 22	ADC14MEM22	F0h
Memory 23	ADC14MEM23	F4h
Memory 24	ADC14MEM24	F8h
Memory 25	ADC14MEM25	FCh
Memory 26	ADC14MEM26	100
Memory 27	ADC14MEM27	104
Memory 28	ADC14MEM28	108
Memory 29	ADC14MEM29	10C
Memory 30	ADC14MEM30	110h
Memory 31	ADC14MEM31	114h
Interrupt Enable 0	ADC14IER0	13Ch
Interrupt Enable 1	ADC14IER1	140h
Interrupt Flag 0	ADC14IFGR0	144h
Interrupt Flag 1	ADC14IFGR1	148h
Clear Interrupt Flag 0	ADC14CLRIFGR0	14Ch
Clear Interrupt Flag 1	ADC14CLRIFGR1	150h
Interrupt Vector	ADC14IV	154h

6.3.3.2 Peripheral Bit Band Alias Region

The 32MB region from 0x4200_0000 through 0x43FF_FFFF forms the bit-band alias region for the 1MB peripheral region. Bit-banding is a feature of the Cortex-M4 processor and allows the application to set or clear individual bits throughout the peripheral memory space without using the pipeline bandwidth of the processor to carry out an exclusive read-modify-write sequence.



The restriction of accessing 16-bit peripherals only through byte or half-word accesses also applies to the corresponding bit-band region of these peripherals. In other words, writes to the bit-band alias region for these peripherals must be in the form of byte or half-word accesses only.

6.3.4 Debug and Trace Peripheral Zone

This zone maps the internal and external PPB regions of the Cortex-M4 (see 表 6-32). The following peripherals are mapped to this zone:

- Core and System debug control registers (internal PPB)
- NVIC and other registers in the System Control space of the Cortex-M4 (internal PPB)
- FPB, DWT, ITM (internal PPB)
- TPIU, Debug ROM table (external PPB)
- Reset Controller (external PPB)
- System Controller (external PPB)

表 6-32. Debug Zone Memory Map

ADDRESS RANGE	MODULE OR PERIPHERAL	REMARKS
0xE000_0000-0xE000_0FFF	ITM	Internal PPB
0xE000_1000-0xE000_1FFF	DWT	Internal PPB
0xE000_2000-0xE000_2FFF	FPB	Internal PPB
0xE000_3000-0xE000_DFFF	Reserved	Internal PPB
0xE000_E000-0xE000_EFFF	Cortex-M4 System Control Space	Internal PPB
0xE000_F000-0xE003_FFFF	Reserved	Internal PPB
0xE004_0000-0xE004_0FFF	TPIU	External PPB
0xE004_1000-0xE004_1FFF	Reserved	External PPB
0xE004_2000-0xE004_23FF	Reset Controller (see 表 6-33)	External PPB
0xE004_2400-0xE004_2FFF	Reserved	External PPB
0xE004_3000-0xE004_33FF	System Controller (see 表 6-34)	External PPB
0xE004_3400-0xE004_3FFF	Reserved	External PPB
0xE004_4000-0xE004_43FF	System Controller	External PPB
0xE004_4400-0xE00F_EFFF	Reserved	External PPB
0xE00F_F000-0xE00F_FFFF	ROM Table (External PPB)	External PPB
0xE010_0000-0xFFFF_FFFF	Reserved	Vendor Space

注

For the address maps of the ARM modules listed in 表 6-32, see the Cortex-M4 technical reference manual at www.arm.com.

表 6-33. RSTCTL Registers

REGISTER NAME	ACRONYM	OFFSET
Reset Request	RSTCTL_RESET_REQ	000h
Hard Reset Status	RSTCTL_HARDRESET_STAT	004h
Hard Reset Status Clear	RSTCTL_HARDRESET_CLR	008h
Hard Reset Status Set	RSTCTL_HARDRESET_SET	00Ch
Soft Reset Status	RSTCTL_SOFTRESET_STAT	010h
Soft Reset Status Clear	RSTCTL_SOFTRESET_CLR	014h
Soft Reset Status Set	RSTCTL_SOFTRESET_SET	018h
PSS Reset Status	RSTCTL_PSSRESET_STAT	100h
PSS Reset Status Clear	RSTCTL_PSSRESET_CLR	104h
PCM Reset Status	RSTCTL_PCMRESET_STAT	108h
PCM Reset Status Clear	RSTCTL_PCMRESET_CLR	10Ch
Pin Reset Status	RSTCTL_PINRESET_STAT	110h

Detailed Description

110



表 6-33. RSTCTL Registers (continued)

REGISTER NAME	ACRONYM	OFFSET
Pin Reset Status Clear	RSTCTL_PINRESET_CLR	114h
Reboot Reset Status	RSTCTL_REBOOTRESET_STAT	118h
Reboot Reset Status Clear	RSTCTL_REBOOTRESET_CLR	11Ch
CS Reset Status	RSTCTL_CSRESET_STAT	120h
CS Reset Status Clear	RSTCTL_CSRESET_CLR	124h

表 6-34. SYSCTL Registers

REGISTER NAME	ACRONYM	OFFSET
Reboot Control	SYS_REBOOT_CTL	0000h
NMI Control and Status	SYS_NMI_CTLSTAT	0004h
Watchdog Reset Control	SYS_WDTRESET_CTL	0008h
Peripheral Halt Control	SYS_PERIHALT_CTL	000Ch
SRAM Size	SYS_SRAM_SIZE	0010h
SRAM Bank Enable	SYS_SRAM_BANKEN	0014h
SRAM Bank Retention Control	SYS_SRAM_BANKRET	0018h
Flash Size	SYS_FLASH_SIZE	0020h
Digital I/O Glitch Filter Control	SYS_DIO_GLTFLT_CTL	0030h
IP Protected Secure Zone Data Access Unlock	SYS_SECDATA_UNLOCK	0040h
Master Unlock	SYS_MASTER_UNLOCK	1000h
Boot Override Request 0	SYS_BOOTOVER_REQ0	1004h
Boot Override Request 1	SYS_BOOTOVER_REQ1	1008h
Boot Override Acknowledge	SYS_BOOTOVER_ACK	100Ch
Reset Request	SYS_RESET_REQ	1010h
Reset Status and Override	SYS_RESET_STATOVER	1014h
System Status	SYS_SYSTEM_STAT	1020h

6.4 Memories on the MSP432P401x

The MSP432P401x MCUs include flash memory and SRAM for general application purposes. In addition, the devices include a backup memory (a portion of total available SRAM) that is retained in low-power modes.

6.4.1 Flash Memory

The MSP432P401x MCUs include a high-endurance low-power flash memory that supports up to a minimum of 20000 write or erase cycles. The flash memory is 128 bits wide, thereby enabling high code execution performance by virtue of each fetch returning up to four 32-bit instructions (or up to eight 16-bit instructions). The flash is further divided into two types of subregions: main memory and information memory.

From a physical perspective, the flash memory comprises two banks, with the main and information memory regions divided equally between the two banks. This permits an application to carry out a simultaneous read or execute operation from one bank while the other bank may be undergoing a program or erase operation.




图 6-5. Flash Memory Map

6.4.1.1 Flash Main Memory (0x0000_0000 to 0x0003_FFFF)

The flash main memory on MSP432P401x MCUs can be up to 256KB. Flash main memory consists of up to 64 sectors of 4KB each, with a minimum erase granularity of 4KB (1 sector). The main memory can be viewed as two independent identical banks of up to 128KB each, allowing simultaneous read or execute from one bank while the other bank is undergoing a program or erase operation.

6.4.1.2 Flash Information Memory (0x0020 0000 to 0x0020 3FFF)

The flash information memory region is 16KB. Flash information memory consists of four sectors of 4KB each, with a minimum erase granularity of 4KB (1 sector). 表 6-35 describes different regions of flash information memory and the contents of each of the regions. The flash information memory region that contains the device descriptor (TLV) is factory configured for protection against write and erase operations.

WRITE AND ERASE **REGION ADDRESS RANGE CONTENTS** PROTECTED? Bank 0, Sector 0 0x0020_0000-0x0020_0FFF Flash Boot-override Mailbox No Bank 0, Sector 1 0x0020 1000-0x0020 1FFF Device Descriptor (TLV) Yes Bank 1, Sector 0 0x0020_2000-0x0020_2FFF TI BSL No Bank 1, Sector 1 0x0020_3000-0x0020_3FFF TI BSL No

表 6-35. Flash Information Memory Regions

6.4.1.3 Flash Operation

The flash memory provides multiple read and program modes of operation that the application can deploy. Up to 128 bits (memory word width) can be programmed (set from 1 to 0) in a single program operation. Although the CPU data buses are 32 bits wide, the flash can buffer 128-bit write data before initiating flash programming, thereby making it more seamless and power efficient for software to program large blocks of data at a time. In addition, the flash memory also supports a burst write mode that takes less time when compared to programming words individually. Refer to Table 5-44 for information on timing parameters.

The flash main and information memory regions offer write/erase protection control at a sector granularity to enable software to optimize operations like mass erase while protecting certain regions of the flash. In low-power modes of operation, the flash memory is disabled and put in a power-down state to minimize leakage.

For details on the flash memory and its various modes of operation and configuration, refer to the Flash Controller (FLCTL) chapter in the MSP432P4xx Family Technical Reference Manual.



注

Depending on the CPU (MCLK) frequency and the active mode in use, the flash may need to be accessed with single/multiple wait states. Whenever there is a change required in the operating frequency, it is the responsibility of the application to ensure that the flash access wait states are configured correctly before the frequency change is effected. Refer to electrical specification for details on flash wait state requirements.

6.4.2 SRAM

The MSP432P401x MCUs support up to 64KB of SRAM, with the rest of the 1MB SRAM region reserved. The SRAM is aliased in both Code and SRAM zones. This enables fast single-cycle execution of code from the SRAM, as the Cortex-M4 processor pipelines instruction fetches to memory zones other than the Code space. As with the flash memory, the SRAM can be powered down or placed in a low-leakage retention state in low-power modes of operation.

图 6-6 shows the memory map of SRAM on MSP432P401x MCUs.




图 6-6. SRAM Map

6.4.2.1 SRAM Bank Enable Configuration

The application can optimize the power consumption of the SRAM. To enable this, the SRAM is divided into 8-KB banks that can be individually powered down. Banks that are powered down remain powered down in both active and low-power modes of operation, thereby limiting any unnecessary inrush current when the device transitions between active and retention-based low-power modes. The application can also disable one (or more) banks for a certain stage in the processing and enable it for another stage.

When a particular bank is disabled, reads to its address space return 0h, and writes are discarded. To prevent 'holes' in the memory map, if a particular bank is enabled, all the lower banks are also forced to enabled state. This ensures a contiguous memory map through the set of enabled banks instead of a allowing a disabled bank to appear between enabled banks. For example:

- If there are eight banks in the device, values of 00111111 and 00000111 are acceptable.
- Values like 00010111 are not valid, and the resultant bank configuration is automatically set to 00011111.
- For example, for a 4-bank SRAM, the only allowed values are 0001, 0011, 0111, and 1111.

Bank 0 of SRAM is always enabled and cannot be disabled. For all other banks, any enable or disable change results in the SRAM_RDY bit of the SYS_SRAM_BANKEN register being set to 0 until the configuration change is effective. Any accesses to the SRAM is stalled during this time, and access resumes only after the SRAM banks are ready for read or write operations. This is handled transparently and does not require any code intervention. Refer to SRAM characteristics in the electrical specification for the SRAM bank enable or disable latency.

6.4.2.2 SRAM Bank Retention Configuration and Backup Memory

The application can optimize the leakage power consumption of the SRAM in LPM3 and LPM4 modes of operation. To enable this, each SRAM bank can be individually configured for retention. Banks that are enabled for retention retain their data through the LPM3 and LPM4 modes. The application can also retain a subset of the enabled banks.

For example, the application may need 32KB of SRAM for its processing needs (four banks are kept enabled). However, of these four banks, only one bank may contain critical data that must be retained in LPM3 or LPM4, while the rest are powered off completely to minimize power consumption.

Bank 0 of SRAM is always retained and cannot be powered down. Therefore, it also operates up as a possible backup memory in the LPM3, LPM4, and LPM3.5 modes of operation. In the case of LPM3 and LPM4 modes the full 8KB of SRAM bank 0 is retained but in the case of LPM3.5 mode only 6KB of SRAM bank 0 is retained. The 2KB of SRAM bank 0 over the address range 0x2000_0000 to 0x2000_007FF is not retained in LPM3.5 mode.

6.4.3 ROM

The MSP432P401x MCUs support 32KB of ROM, with the rest of the 1MB region reserved (for future upgrades). The lower 2KB of the ROM is reserved for TI internal purposes and accesses to this space returns an error response. The rest of the ROM is used for driver libraries.

注

The entire ROM region returns an error response for write accesses. The lower 2KB of the ROM always returns an error response for any access.

6.5 **DMA**

The MSP432P401x MCUs implement an 8-channel ARM µDMA. This allows eight simultaneously active channels for data transfer between memory and peripherals without needing to use the bandwidth of the CPU (thereby reducing power by idling the CPU when there is no data processing required). In addition, the DMA remains active in multiple low-power modes of operation, allowing for a very low power state in which data can be transferred at low rates.

For maximum flexibility, up to eight DMA event sources can map to any of the eight channels. This is controlled through configuration registers in the DMA. In addition, the DMA can generate up to four interrupt requests (described in † 6.5.2). For details regarding configuration of the DMA, refer to the DMA chapter in the MSP432P4xx Family Technical Reference Manual.



6.5.1 DMA Source Mapping

Each channel of the eight available channels has a control register that can select any of the device-level DMA sources as the final source for that corresponding channel. 表 6-36 lists the sources available for mapping to each channel, based on the value of the Source Configuration (SRCCFG) register. The DMA transfers are initiated upon rising edge of the selected DMA source.

表 6-36. DMA Sources

	SRCCFG = 0	SRCCFG = 1	SRCCFG = 2	SRCCFG = 3	SRCCFG = 4	SRCCFG = 5	SRCCFG = 6	SRCCFG = 7
Channel 0	Reserved	eUSCI_A0 TX	eUSCI_B0 TX0	eUSCI_B3 TX1	eUSCI_B2 TX2	eUSCI_B1 TX3	TA0CCR0	AES256_Trigger0
Channel 1	Reserved	eUSCI_A0 RX	eUSCI_B0 RX0	eUSCI_B3 RX1	eUSCI_B2 RX2	eUSCI_B1 RX3	TA0CCR2	AES256_Trigger1
Channel 2	Reserved	eUSCI_A1 TX	eUSCI_B1 TX0	eUSCI_B0 TX1	eUSCI_B3 TX2	eUSCI_B2 TX3	TA1CCR0	AES256_Trigger2
Channel 3	Reserved	eUSCI_A1 RX	eUSCI_B1 RX0	eUSCI_B0 RX1	eUSCI_B3 RX2	eUSCI_B2 RX3	TA1CCR2	Reserved
Channel 4	Reserved	eUSCI_A2 TX	eUSCI_B2 TX0	eUSCI_B1 TX1	eUSCI_B0 TX2	eUSCI_B3 TX3	TA2CCR0	Reserved
Channel 5	Reserved	eUSCI_A2 RX	eUSCI_B2 RX0	eUSCI_B1 RX1	eUSCI_B0 RX2	eUSCI_B3 RX3	TA2CCR2	Reserved
Channel 6	Reserved	eUSCI_A3 TX	eUSCI_B3 TX0	eUSCI_B2 TX1	eUSCI_B1 TX2	eUSCI_B0 TX3	TA3CCR0	DMAE0 (External Pin)
Channel 7	Reserved	eUSCI_A3 RX	eUSCI_B3 RX0	eUSCI_B2 RX1	eUSCI_B1 RX2	eUSCI_B0 RX3	TA3CCR2	ADC14

注

Any source marked as Reserved is unused. It may be used for software-controlled DMA tasks, but typically it is reserved for enhancement purposes on future devices.

6.5.2 DMA Completion Interrupts

In the case of the ARM µDMA controller, it is usually the responsibility of software to maintain a list of channels that have completed their operation. To provide further flexibility, the MSP432P401x DMA supports four DMA completion interrupts, which are mapped in the following way:

- DMA_INT0: Logical OR of all completion events except those that are already mapped to DMA_INT1, DMA_INT2, or DMA_INT3.
- DMA_INT1, DMA_INT2, DMA_INT3: Can be mapped to the DMA completion event of any of the eight channels.

注

Software must make sure that DMA_INT1, DMA_INT2, and DMA_INT3 are mapped to different channels, so that the same channel does not result in multiple interrupts at the NVIC.

6.5.3 DMA Access Privileges

The DMA has access to all of the memories and peripheral configuration interfaces of the device. If the device is configured for IP protection, DMA access to the flash is restricted to only the lower half (second bank) of the flash main and information memory regions. This prevents the DMA from being used as an unauthorized access source into the top half (first bank) of the flash, where secure data regions are housed.

6.6 Memory Map Access Details

The bus system on the MSP432P401x MCUs incorporates four masters, which can initiate various types of transactions:

- ICODE: Cortex-M4 instruction fetch bus. Accesses the Code zone only
- DCODE: Cortex-M4 data and literal fetch bus. Accesses the Code zone only. Debugger accesses to Code zone also appear on this bus.

- SBUS: Cortex-M4 data read and write bus. Accesses to all zones except Code zones and PPB memory space only. Debugger accesses to this space also appear on this bus.
- DMA: Access to all zones except the PPB memory space

注

The PPB space is dedicated only to the Cortex-M4 Private Peripheral Bus.

6.6.1 Master and Slave Access Priority Settings

表 6-37 lists all of the available masters (rows) and their access permissions to slaves (columns). If multiple masters can access one slave, the table lists access priorities if arbitration is required. A lower number in the table indicates a higher arbitration priority (the priority is always fixed).

表 6-37. Master and Slave Access Priority

	FLASH MEMORY	ROM	SRAM	PERIPHERALS
ICODE	3	2	4	N/A
DCODE	2 (1)	1	2	N/A
SBUS	N/A	N/A	3	2
DMA	1 ⁽²⁾	N/A	1 (3)	1

- Access from the DCODE to flash memory may be restricted if the device is operating in a secure mode.
- (2) Access from DMA to flash memory are restricted to Bank 1 if the device is operating in a secure mode with IP protection enabled. In such cases, access to Bank 0 returns an error response.
- (3) Although the SRAM is mapped to both Code and System spaces, accesses from DMA to SRAM must use only the System space. DMA accesses to SRAM in Code space will result in bus error.

6.6.2 Memory Map Access Response

表 6-38 summarizes the access responses to the entire memory map of the MSP432P401x MCUs.

表 6-38. Memory Map Access Response

ADDRESS RANGE	DESCRIPTION	READ (1)	WRITE (1)	INSTRUCTION FETCH (1)
0x0000_0000-0x0003_FFFF	Flash Main Memory	OK	OK (2)(3)	OK
0x0004_0000-0x001F_FFFF	Reserved	Error	Error	Error
0x0020_0000-0x0020_3FFF	Flash Information Memory	OK	OK ⁽³⁾	OK
0x0020_4000-0x00FF_FFFF	Reserved	Error	Error	Error
0x0100_0000-0x0100_FFFF	SRAM	OK	OK	OK
0x0101_0000-0x01FF_FFFF	Reserved	Error	Error	Error
0x0200_0000-0x0200_03FF	ROM (Reserved)	Error	Error	Error
0x0200_0400-0x0200_7FFF	ROM	OK	Error	OK
0x0200_8000-0x1FFF_FFF	Reserved	Error	Error	Error
0x2000_0000-0x2000_FFFF	SRAM	OK	OK	OK
0x2001_0000-0x21FF_FFFF	Reserved	Error	Error	Error
0x2200_0000-0x23FF_FFFF	SRAM bit-band alias	OK ⁽⁴⁾	OK	Error
0x2400_0000-0x3FFF_FFFF	Reserved	Error	Error	Error
0x4000_0000-0x4001_FFFF	Peripheral	OK	OK	Error
0x4002_0000-0x41FF_FFFF	Reserved	Error	Error	Error

⁽¹⁾ A reserved memory region returns 0h on reads and instruction fetches. Writes to this region are ignored.

116 Detailed Description

⁽²⁾ If the user memory address is part of a secure region, this access returns an error if it is initiated by an unauthorized source. For more details, see *Configuring Security and Bootloader (BSL) on MSP432P4xx*.

⁽³⁾ Writes to this address are ignored if the sector has write protection enabled.

⁽⁴⁾ Reads from the bit-band region return 00h if the bit is clear and 01h if the bit is set.



表 6-38. Memory Map Access Response (continued)

ADDRESS RANGE	DESCRIPTION	READ ⁽¹⁾	WRITE (1)	INSTRUCTION FETCH ⁽¹⁾
0x4200_0000-0x43FF_FFFF	Peripheral bit-band alias	OK ⁽⁴⁾	OK	Error
0x4400_0000-0xDFFF_FFFF	Reserved	Error	Error	Error
0xE000_0000-0xE003_FFFF	Internal PPB (5)	OK	OK	Error
0xE004_0000-0xE004_0FFF	TPIU (External PPB)	OK	OK	Error
0xE004_1000-0xE004_1FFF	Reserved	Reserved	Reserved	Error
0xE004_2000-0xE004_23FF	Reset Controller (External PPB)	ОК	ОК	Error
0xE004_2400-0xE004_2FFF	Reserved	Reserved	Reserved	Error
0xE004_3000-0xE004_33FF	SYSCTL (External PPB)	OK	OK	Error
0xE004_3400-0xE004_3FFF	Reserved	Reserved	Reserved	Error
0xE004_4000-0xE004_43FF	SYSCTL (External PPB)	OK	OK	Error
0xE004_4400-0xE00F_EFFF	Reserved	Reserved	Reserved	Error
0xE00F_F000-0xE00F_FFFF	ROM Table (External PPB)	OK	OK	Error
0xE010_0000-0xFFFF_FFFF	Reserved	Error	Error	Error

⁽⁵⁾ Refer to the Cortex-M4 technical reference manual at www.arm.com for details of the memory map of the internal PPB.

6.7 Interrupts

The Cortex-M4 processor on MSP432P401x MCUs implements an NVIC with 64 external interrupt lines and 8 levels of priority. From an application perspective, the interrupt sources at the device level are divided into two classes, the NMI and the User Interrupts. Internally, the CPU exception model handles the various exceptions (internal and external events including CPU instruction, memory, and bus fault conditions) in a fixed and configurable order of priority. For details on the handling of various exception priorities (including CPU reset and fault models), see the ARM-V7M architecture reference manual at www.arm.com.

6.7.1 NMI

The NMI input of the NVIC has the following possible sources:

- External NMI pin (if configured in NMI mode)
- · Oscillator fault condition
- Power Supply System (PSS) generated interrupts
- Power Control Manager (PCM) generated interrupts

6.7.2 Device-Level User Interrupts

表 6-39 lists the various interrupt sources and their connection to the NVIC inputs

注

Some sources may have multiple interrupt conditions, in which case the appropriate interrupt status/flag register of the source must be examined to differentiate between the generating conditions.

表 6-39. NVIC Interrupts

NVIC INTERRUPT INPUT	SOURCE	FLAGS IN SOURCE
INTISR[0]	PSS (1)	
INTISR[1]	CS ⁽¹⁾	
INTISR[2]	PCM ⁽¹⁾	

(1) This source can also be mapped to the system NMI. Refer to the MSP432P4xx Family Technical Reference Manual for more details.



表 6-39. NVIC Interrupts (continued)

NVIC INTERRUPT INPUT	SOURCE	FLAGS IN SOURCE
INTISR[3]	WDT_A	
INTISR[4]	FPU_INT (2)	Combined interrupt from flags in the FPSCR (part of Cortex-M4 FPU)
INTISR[5]	FLCTL	Flash Controller interrupt flags
INTISR[6]	COMP_E0	Comparator_E0 interrupt flags
INTISR[7]	COMP_E1	Comparator_E1 interrupt flags
INTISR[8]	Timer_A0	TA0CCTL0.CCIFG
INTISR[9]	Timer_A0	TA0CCTLx.CCIFG (x = 1 through 4), TA0CTL.TAIFG
INTISR[10]	Timer_A1	TA1CCTL0.CCIFG
INTISR[11]	Timer_A1	TA1CCTLx.CCIFG (x = 1 through 4), TA1CTL.TAIFG
INTISR[12]	Timer_A2	TA2CCTL0.CCIFG
INTISR[13]	Timer_A2	TA2CCTLx.CCIFG (x = 1 through 4), TA2CTL.TAIFG
INTISR[14]	Timer_A3	TA3CCTL0.CCIFG
INTISR[15]	Timer_A3	TA3CCTLx.CCIFG (x = 1 through 4), TA3CTL.TAIFG
INTISR[16]	eUSCI_A0	UART or SPI mode TX, RX, and Status Flags
INTISR[17]	eUSCI_A1	UART or SPI mode TX, RX, and Status Flags
INTISR[18]	eUSCI_A2	UART or SPI mode TX, RX, and Status Flags
INTISR[19]	eUSCI_A3	UART or SPI mode TX, RX, and Status Flags
INTISR[20]	eUSCI_B0	SPI or I ² C mode TX, RX, and Status Flags (I ² C in multi-slave mode)
INTISR[21]	eUSCI_B1	SPI or I ² C mode TX, RX, and Status Flags (I ² C in multi-slave mode)
INTISR[22]	eUSCI_B2	SPI or I ² C mode TX, RX, and Status Flags (I ² C in multi-slave mode)
INTISR[23]	eUSCI_B3	SPI or I ² C mode TX, RX, and Status Flags (I ² C in multi-slave mode)
INTISR[24]	ADC14	IFG[0-31], LO/IN/HI-IFG, RDYIFG, OVIFG, TOVIFG
INTISR[25]	Timer32_INT1	Timer32 Interrupt for Timer1
INTISR[26]	Timer32_INT2	Timer32 Interrupt for Timer2
INTISR[27]	Timer32_INTC	Timer32 Combined Interrupt
INTISR[28]	AES256	AESRDYIFG
INTISR[29]	RTC_C	OFIFG, RDYIFG, TEVIFG, AIFG, RT0PSIFG, RT1PSIFG
INTISR[30]	DMA_ERR	DMA error interrupt
INTISR[31]	DMA_INT3	DMA completion interrupt3
INTISR[32]	DMA_INT2	DMA completion interrupt2
INTISR[33]	DMA_INT1	DMA completion interrupt1
INTISR[34]	DMA_INTO ⁽³⁾	DMA completion interrupt0
INTISR[35]	I/O Port P1	P1IFG.x (x = 0 through 7)
INTISR[36]	I/O Port P2	P2IFG.x (x = 0 through 7)
INTISR[37]	I/O Port P3	P3IFG.x (x = 0 through 7)
INTISR[38]	I/O Port P4	P4IFG.x (x = 0 through 7)
INTISR[39]	I/O Port P5	P5IFG.x (x = 0 through 7)
INTISR[40]	I/O Port P6	P6IFG.x ($x = 0$ through 7)
INTISR[41]	Reserved	
INTISR[42]	Reserved	
INTISR[43]	Reserved	
INTISR[44]	Reserved	
INTISR[45]	Reserved	
INTISR[46]	Reserved	
INTISR[47]	Reserved	

⁽²⁾ The FPU of the Cortex-M4 can generate interrupts due to multiple floating point exceptions. It is the responsibility of software to process and clear the interrupt flags in the FPSCR.

³⁾ DMA_INT0 has a different functionality from DMA_INT1, DMA_INT2, or DMA_INT3. Refer to † 6.5.2 for more details.



表 6-39. NVIC Interrupts (continued)

NVIC INTERRUPT INPUT	SOURCE	FLAGS IN SOURCE
INTISR[48]	Reserved	
INTISR[49]	Reserved	
INTISR[50]	Reserved	
INTISR[51]	Reserved	
INTISR[52]	Reserved	
INTISR[53]	Reserved	
INTISR[54]	Reserved	
INTISR[55]	Reserved	
INTISR[56]	Reserved	
INTISR[57]	Reserved	
INTISR[58]	Reserved	
INTISR[59]	Reserved	
INTISR[60]	Reserved	
INTISR[61]	Reserved	
INTISR[62]	Reserved	
INTISR[63]	Reserved	

注

The Interrupt Service Routine (ISR) must ensure that the relevant interrupt flag in the source peripheral is cleared before returning from the ISR. If this is not done, the same interrupt may be incorrectly triggered again as a new event, even though the event has already been processed by the ISR. As there may be a few cycles of delay between the execution of the write command and the actual write reflecting in the interrupt flag register of the peripheral, the recommendation is to carry out the write and wait for a few cycles before exiting the ISR. Alternatively, the application can do an explicit read to ensure that the flag is cleared before exiting the ISR.

6.8 System Control

System Control comprises the modules that govern the overall behavior of the device, including power management, operating modes, clocks, reset handling, and user configuration settings.

6.8.1 Device Resets

The MSP432P401x MCUs support multiple classes of reset. Each class results in a different level of initiation of device logic, thus allowing the application developer to initiate different resets based reset requirements during code development and debug. The following subsections cover the classes of reset in the device

6.8.1.1 Power On/Off Reset (POR)

The POR initiates a complete initialization of the application settings and device configuration information. This class of reset may be initiated either by the PSS, the PCM, the RSTn pin, the Clock System upon DCO external resistor short circuit fault, or the device emulation logic (through the debugger). From an application perspective, all sources of POR return the device to the same state of initialization.

注

Depending on the source of the reset, the device may exhibit different wake-up latencies from the POR. This implementation enables optimization of the reset recovery time.



6.8.1.2 Reboot Reset

The Reboot Reset is identical to the POR and allows the application to emulate a POR class reset without needing to power cycle the device or activate the RSTn pin. It can also be initiated through the debugger and, hence, does not affect the debug connection to the device. On the other hand, a POR results in a debug disconnect.

120

6.8.1.3 Hard Reset

The Hard Reset resets all modules that are set up or modified by the application. This includes all peripherals and the nondebug logic of the Cortex-M4. The MSP432P401x MCUs support up to 16 sources of Hard Reset. 表 6-40 lists the reset source allocation. The Reset Controller registers can be used to identify the source of reset in the device. For further details, refer to the *Reset Controller* chapter in the *MSP432P4xx Family Technical Reference Manual*.

表 6-40. MSP432P401x Hard Reset Sources

RESET SOURCE NUMBER	SOURCE		
0	SYSRESETREQ (System reset output of Cortex-M4)		
1	WDT_A Time-out (1)		
2	WDT_A Password Violation (1)		
3	FLCTL (2)		
4	Reserved (3)		
5	Reserved (3)		
6	Reserved (3)		
7	Reserved (3)		
8	Reserved (3)		
9	Reserved (3)		
10	Reserved (3)		
11	Reserved (3)		
12	Reserved (3)		
13	Reserved (3)		
14	CS ⁽⁴⁾		
15	PCM (5)		

- (1) The WDT_A generated resets can be mapped either as a Hard Reset or a Soft Reset.
- (2) The FLCTL can generate a reset if a voltage anomaly is detected that can corrupt only flash reads and not the rest of the system.
- (3) Reserved indicates that this source of Hard Reset is currently unused and left for future expansion.
- (4) The CS is technically not a source of a Hard Reset, but if a Hard Reset occurs during clock source or frequency changes, the CS can extend the reset to allow the clocks to settle before releasing the system. This reduces the chance of nondeterministic behavior.
- (5) The PCM is technically not a source of a Hard Reset, but if a Hard Reset causes power mode changes, the PCM can extend the reset to allow the system to settle before releasing the Reset. This reduces the chance of nondeterministic behavior.

6.8.1.4 Soft Reset

The Soft Reset resets only the execution component of the system, which is the nondebug logic in the Cortex-M4 and the WDT_A. This reset remains nonintrusive to all other peripherals and system components. The MSP432P401x MCUs support up to 16 sources of Soft Reset. 表 6-41 lists the reset source allocation. The Reset Controller registers can be used to identify the source of reset in the design. For further details, refer to the *Reset Controller* chapter in the *MSP432P4xx Family Technical Reference Manual*.

表 6-41. MSP432P401x Soft Reset Sources

RESET SOURCE NUMBER	SOURCE
0	CPU LOCKUP Condition (LOCKUP output of Cortex-M4)
1	WDT_A Time-out (1)
2	WDT_A Password Violation (1)
3	Reserved (2)
4	Reserved (2)
5	Reserved (2)
6	Reserved (2)
7	Reserved (2)
8	Reserved (2)
9	Reserved (2)
10	Reserved (2)
11	Reserved (2)
12	Reserved (2)
13	Reserved ⁽²⁾
14	Reserved (2)
15	Reserved ⁽²⁾

⁽¹⁾ The WDT_A generated resets can be mapped either as a Hard Reset or a Soft Reset.

注

To support and enhance debug of reset conditions, the Reset Controller is located on the PPB of the device. This allows the Reset Controller to remain accessible even if the device is stuck in a Hard or Soft reset state. The Reset Controller permits overrides for Hard and Soft resets, thereby allowing an application to regain control of the device and isolate the cause of the stuck reset.

6.8.2 Power Supply System (PSS)

The PSS controls all the power supply related functionality of the device. It consists of the following components.

6.8.2.1 VCCDET

The VCCDET monitors the input voltage applied at the DVCC and AVCC pins of the device. When the V_{CC} is found to be below the operating range of the VCCDET trip points, it generates a brownout condition, thereby initiating a device reset (POR class reset).

⁽²⁾ Reserved indicates that this source of Soft Reset is currently unused and left for future expansion.

6.8.2.2 Supply Supervisor and Monitor for High Side (SVSMH)

The SVSMH supervises and monitors the V_{CC} . SVSMH has a programmable threshold setting and can be used by the application to generate a reset or an interrupt if the V_{CC} dips below the desired threshold. In supervisor mode, the SVSMH generates a device reset (POR class reset). In monitor mode, the SVSMH generates an interrupt. The SVSMH can also be disabled if monitoring and supervision of the supply voltage are not required (offers further power savings).

6.8.2.3 Core Voltage Regulator

The MSP432P401x MCUs can be programmed to operate either with an LDO or with a DC-DC as the voltage regulator for the digital logic in the core domain of the device. The DC-DC offers significant boost in power efficiency for high-current high-performance applications. The LDO is a highly efficient regulator that offers power advantages at lower V_{CC} ranges and in the ultra-low-power modes of operation.

The core operating voltage (output of the LDO or DC-DC) is automatically set by the device depending on the selected operating mode of the device (refer to 表 6-42 for further details). The device offers seamless switching between LDO and DC-DC operating modes and also implements a seamless DC-DC fail-safe mechanism.

6.8.3 Power Control Manager (PCM)

The PCM controls the operating modes of the device and the switching between the modes. This is controlled by the application, which can choose modes to meet its power and performance requirements. 表 6-42 lists the operating modes of the device.

表 6-42. MSP432P401x Operating Modes

OPERATING MODE	DESCRIPTION
AM_LDO_VCORE0	LDO based active mode, normal performance, core voltage level 0
LPM0_LDO_VCORE0	Same as above, except that CPU is OFF (no code execution)
AM_LDO_VCORE1	LDO based active mode, maximum performance, core voltage level 1
LPM0_LDO_VCORE1	Same as above, except that CPU is OFF (no code execution)
AM_DCDC_VCORE0	DC-DC based active mode, normal performance, core voltage level 0
LPM0_DCDC_VCORE0	Same as above, except that CPU is OFF (no code execution)
AM_DCDC_VCORE1	DC-DC based active mode, maximum performance, core voltage level 1
LPM0_DCDC_VCORE1	Same as above, except that CPU is OFF (no code execution)
AM_LF_VCORE0	LDO based low-frequency active mode, core voltage level 0
LPM0_LF_VCORE0	Same as above, except that CPU is OFF (no code execution)
AM_LF_VCORE1	LDO based low-frequency active mode, core voltage level 1
LPM0_LF_VCORE1	Same as above, except that CPU is OFF (no code execution)
LPM3_VCORE0	LDO based low-power mode with full state retention, core voltage level 0, RTC and WDT can be active
LPM3_VCORE1	LDO based low-power mode with full state retention, core voltage level 1, RTC and WDT can be active
LPM4_VCORE0	LDO based low-power mode with full state retention, core voltage level 0, all peripherals disabled.
LPM4_VCORE1	LDO based low-power mode with full state retention, core voltage level 1, all peripherals disabled
LPM3.5	LDO based low-power mode, core voltage level 0, no retention of peripheral registers, RTC and WDT can be active
LPM4.5	Core voltage turned off, wake-up only through pin reset or wake-up capable I/Os

6.8.4 Clock System (CS)

The CS contains the sources of the various clocks in the device. It also controls the mapping between the sources and the different clocks in the device.

6.8.4.1 LFXT

The LFXT supports 32.768 kHz low-frequency crystals.

6.8.4.2 HFXT

The HFXT supports high-frequency crystals up to 48 MHz.

6.8.4.3 DCO

The DCO is a power-efficient tunable internal oscillator that generates up to 48 MHz. The DCO also supports a high-precision mode when using an external precision resistor.

6.8.4.4 Very Low-Power Low-Frequency Oscillator (VLO)

The VLO is an ultra-low-power internal oscillator that generates a low-accuracy clock at typical frequency of 9.4 kHz.

6.8.4.5 Low-Frequency Reference Oscillator (REFO)

The REFO can be used as an alternate low-power lower-accuracy source of a 32.768 kHz clock instead of the LFXT. The REFO can also be programmed to generate a 128 kHz clock.

6.8.4.6 Module Oscillator (MODOSC)

The MODOSC is an internal clock source that has a very low latency wake-up time. It is factory-calibrated to a frequency of 25 MHz. The MODOSC is typically used to supply a 'clock on request' to different modules. It can be used as a clock source for ADC operation at 1 Msps sampling rate.

6.8.4.7 System Oscillator (SYSOSC)

The SYSOSC is an internal clock source that is factory calibrated to a frequency of 5 MHz. It can be used as a clock source for ADC operation at 200 ksps sampling rate. In addition, the SYSOSC is also used for timing of various system-level control and management operations.

6.8.4.8 Fail-Safe Mechanisms

All clock sources that operate with external components have a built-in fail-safe mechanism that automatically switches to the relevant backup source, thereby ensuring that spurious or unstable clocks never impact the device operation. 表 6-43 shows the different types of clock source faults and the corresponding fail-safe clocks.

表 6-43. Fail-Safe Clocks

Fault Type	Fail-Safe Clock
LFXT oscillator fault	REFO clock
HFXT oscillator fault	SYSOSC clock
DCO external resistor open circuit fault	DCO clock in internal resistor mode



6.8.5 System Controller (SYSCTL)

The SYSCTL is a set of various miscellaneous features of the device, including SRAM bank configuration, RSTn/NMI function selection, and peripheral halt control. In addition, the SYSCTL enables device security features like JTAG and SWD lock and IP protection, which can be used to protect unauthorized accesses either to the entire device memory map or to certain selected regions of the flash. Refer to System Controller chapter in the MSP432P4xx Family Technical Reference Manual for more details.



As is the case with the Cortex-M4 system control registers (in the internal PPB space), the System Controller module registers are mapped to the Cortex-M4 external PPB. This keeps the System Controller module accessible even when Hard or Soft resets are active.

6.9 Peripherals

6.9.1 Digital I/O

Up to 10 8-bit I/O ports are implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- · Programmable pullup or pulldown on all ports.
- Edge-selectable interrupt capability is available on ports P1 through P6.
- Wake-up capability from LPM3, LPM4, LPM3.5, and LPM4.5 modes on ports P1 through P6.
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise or in pairs (16-bit widths).
- Capacitive-touch functionality is supported on all pins of ports P1 through P10 and PJ.
- Four 20-mA high-drive I/Os on pins P2.0 to P2.3.
- Glitch filtering capability on selected digital I/Os.

6.9.1.1 Glitch Filtering on Digital I/Os

Some of the interrupt and wake-up capable digital I/Os can suppress glitches through the use of analog glitch filter to prevent unintentional interrupt or wake-up during device operation. The analog filter suppresses a minimum of 250-ns wide glitches. The glitch filter on these selected digital I/Os is enabled by default. If the glitch filtering capability is not required in the application, it can be bypassed using the SYS_DIO_GLTFLT_CTL register. When GLTFLT_EN bit in this register is cleared, the glitch filters on all the digital I/Os are bypassed. The glitch filter is automatically bypassed on a digital I/O when it is configured for peripheral or analog functionality by programming the respective PySEL0.x and PySEL1.x registers.

注

The glitch filter is implemented on the following digital I/Os on MSP432P401x MCUs: P1.0, P1.4, P1.5, P3.0, P3.4, P3.5, P6.6, and P6.7.

6.9.2 Port Mapping Controller (PMAPCTL)

The port mapping controller allows flexible and reconfigurable mapping of digital functions.

6.9.2.1 Port Mapping Definitions

The port mapping controller on MSP432P401x MCUs allows reconfigurable mapping of digital functions on ports P2, P3, and P7. 表 6-44 lists the available mappings. 表 6-45 lists the default settings for all pins that support port mapping.

表 6-44. Port Mapping Mnemonics and Functions

VALUE	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION		
0	PM_NONE	None	DVSS		
1	PM_UCA0CLK	eUSCI_A0 clock input/output (direction controlled by eUSCI)			
0	PM_UCA0RXD	eUSCI_A0 UART RXD (direction	on controlled by eUSCI - Input)		
2	PM_UCA0SOMI	eUSCI_A0 SPI slave out master	eUSCI_A0 SPI slave out master in (direction controlled by eUSCI)		
2	PM_UCA0TXD	eUSCI_A0 UART TXD (direction	n controlled by eUSCI – Output)		
3	PM_UCA0SIMO	eUSCI_A0 SPI slave in master o	eUSCI_A0 SPI slave in master out (direction controlled by eUSCI)		
4	PM_UCB0CLK	eUSCI_B0 clock input/output ((direction controlled by eUSCI)		
E	PM_UCB0SDA	eUSCI_B0 I ² C data (open drain a	and direction controlled by eUSCI)		
5	PM_UCB0SIMO	eUSCI_B0 SPI slave in master o	ut (direction controlled by eUSCI)		
	PM_UCB0SCL	eUSCI_B0 I ² C clock (open drain a	and direction controlled by eUSCI)		
6	PM_UCB0SOMI	eUSCI_B0 SPI slave out master	in (direction controlled by eUSCI)		
7	PM_UCA1STE	eUSCI_A1 SPI slave transmit ena	ble (direction controlled by eUSCI)		
8	PM_UCA1CLK	eUSCI_A1 clock input/output ((direction controlled by eUSCI)		
•	PM_UCA1RXD	eUSCI_A1 UART RXD (direction	on controlled by eUSCI – Input)		
9	PM_UCA1SOMI	eUSCI_A1 SPI slave out master	in (direction controlled by eUSCI)		
40	PM_UCA1TXD	eUSCI_A1 UART TXD (direction	n controlled by eUSCI – Output)		
10	PM_UCA1SIMO	eUSCI_A1 SPI slave in master o	ut (direction controlled by eUSCI)		
11	PM_UCA2STE	eUSCI_A2 SPI slave transmit ena	ble (direction controlled by eUSCI)		
12	PM_UCA2CLK	eUSCI_A2 clock input/output (direction controlled by eUSCI)			
40	PM_UCA2RXD	eUSCI_A2 UART RXD (direction	on controlled by eUSCI – Input)		
13	PM_UCA2SOMI	eUSCI_A2 SPI slave out master in (direction controlled by eUSCI)			
4.4	PM_UCA2TXD	eUSCI_A2 UART TXD (direction	n controlled by eUSCI – Output)		
14	PM_ UCA2SIMO	eUSCI_A2 SPI slave in master o	ut (direction controlled by eUSCI)		
15	PM_UCB2STE	eUSCI_B2 SPI slave transmit ena	ble (direction controlled by eUSCI)		
16	PM_UCB2CLK	eUSCI_B2 clock input/output ((direction controlled by eUSCI)		
47	PM_UCB2SDA	eUSCI_B2 I ² C data (open drain a	and direction controlled by eUSCI)		
17	PM_UCB2SIMO	eUSCI_B2 SPI slave in master o	ut (direction controlled by eUSCI)		
40	PM_UCB2SCL	eUSCI_B2 I ² C clock (open drain a	and direction controlled by eUSCI)		
18	PM_UCB2SOMI	eUSCI_B2 SPI slave out master	in (direction controlled by eUSCI)		
19	PM_TA0.0	TA0 CCR0 capture input CCI0A	TA0 CCR0 compare output Out0		
20	PM_TA0.1	TA0 CCR1 capture input CCI1A	TA0 CCR1 compare output Out1		
21	PM_TA0.2	TA0 CCR2 capture input CCI2A	TA0 CCR2 compare output Out2		
22	PM_TA0.3	TA0 CCR3 capture input CCI3A	TA0 CCR3 compare output Out3		
23	PM_TA0.4	TA0 CCR4 capture input CCI4A	TA0 CCR4 compare output Out4		
24	PM_TA1.1	TA1 CCR1 capture input CCI1A	TA1 CCR1 compare output Out1		
25	PM_TA1.2	TA1 CCR2 capture input CCI2A	TA1 CCR2 compare output Out2		
26	PM_TA1.3	TA1 CCR3 capture input CCI3A	TA1 CCR3 compare output Out3		
27	PM_TA1.4	TA1 CCR4 capture input CCI4A	TA1 CCR4 compare output Out4		



表 6-44. Port Mapping Mnemonics and Functions (continued)

VALUE	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION
28	PM_TA0CLK	Timer_A0 external clock input	None
20	PM_C0OUT	None	Comparator-E0 output
20	PM_TA1CLK	Timer_A1 external clock input	None
29	PM_C1OUT	None	Comparator-E1 output
30	PM_DMAE0	DMAE0 input	None
PM_SM	PM_SMCLK	None	SMCLK
31 (0FFh) ⁽¹⁾	PM_ANALOG	Disables the output driver and the input Schr when applying analog signals.	nitt-trigger to prevent parasitic cross currents

⁽¹⁾ The value of the PM_ANALOG mnemonic is 31. The port mapping registers are 5 bits wide, and the upper bits are ignored, which results in a read value of 31.

表 6-45. Default Mapping

PIN NAME	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION	
P2.0/PM_UCA1STE	PM_UCA1STE	eUSCI_A1 SPI slave transmit enable (direction controlled by eUSCI)		
P2.1/PM_UCA1CLK	PM_UCA1CLK	eUSCI_A1 clock input/output (direction controlled by eUSCI)		
P2.2/PM_UCA1RXD/ PM_UCA1SOMI	PM_UCA1RXD/ PM_UCA1SOMI		on controlled by eUSCI – Input) in (direction controlled by eUSCI)	
P2.3/PM_UCA1TXD/ PM_UCA1SIMO	PM_UCA1TXD/ PM_UCA1SIMO		n controlled by eUSCI – output)/ ut (direction controlled by eUSCI)	
P2.4/PM_TA0.1 ⁽¹⁾	PM_TA0.1	TA0 CCR1 capture input CCI1A	TA0 CCR1 compare output Out1	
P2.5/PM_TA0.2 ⁽¹⁾	PM_TA0.2	TA0 CCR2 capture input CCI2A	TA0 CCR2 compare output Out2	
P2.6/PM_TA0.3 ⁽¹⁾	PM_TA0.3	TA0 CCR3 capture input CCI3A	TA0 CCR3 compare output Out3	
P2.7/PM_TA0.4 ⁽¹⁾	PM_TA0.4	TA0 CCR4 capture input CCI4A	TA0 CCR4 compare output Out4	
P3.0/PM_UCA2STE	PM_UCA2STE	eUSCI_A2 SPI slave transmit ena	ble (direction controlled by eUSCI)	
P3.1/PM_UCA2CLK	PM_UCA2CLK	eUSCI_A2 clock input/output ((direction controlled by eUSCI)	
P3.2/PM_UCA2RXD/ PM_UCA2SOMI	PM_UCA2RXD/ PM_UCA2SOMI	eUSCI_A2 UART RXD (direction controlled by eUSCI – input)/ eUSCI_A2 SPI slave out master in (direction controlled by eUSCI)		
P3.3/PM_UCA2TXD/ PM_UCA2SIMO	PM_UCA2TXD/ PM_UCA2SIMO	eUSCI_A2 UART TXD (direction controlled by eUSCI – output)/ eUSCI_A2 SPI slave in master out (direction controlled by eUSCI)		
P3.4/PM_UCB2STE	PM_UCB2STE	eUSCI_B2 SPI slave transmit enable (direction controlled by eUSCI)		
P3.5/PM_UCB2CLK	PM_UCB2CLK	eUSCI_B2 clock input/output (direction controlled by eUSCI)		
P3.6/PM_UCB2SIMO/ PM_UCB2SDA	PM_UCB2SIMO/ PM_UCB2SDA	eUSCI_B2 SPI slave in master out (direction controlled by eUSCI)/ eUSCI_B2 I ² C data (open drain and direction controlled by eUSCI)		
P3.7/PM_UCB2SOMI/ PM_UCB2SCL	PM_UCB2SOMI/ PM_UCB2SCL	eUSCI_B2 SPI slave out master in (direction controlled by eUSC eUSCI_B2 I ² C clock (open drain and direction controlled by eUSC		
P7.0/PM_SMCLK/ PM_DMAE0	PM_SMCLK/ PM_DMAE0	DMAE0 input	SMCLK	
P7.1/PM_C0OUT/ PM_TA0CLK	PM_C0OUT/ PM_TA0CLK	Timer_A0 external clock input	Comparator-E0 output	
P7.2/PM_C1OUT/ PM_TA1CLK	PM_C1OUT/ PM_TA1CLK	Timer_A1 external clock input	Comparator-E1 output	
P7.3/PM_TA0.0	PM_TA0.0	TA0 CCR0 capture input CCI0A	TA0 CCR0 compare output Out0	
P7.4/PM_TA1.4/C0.5 ⁽¹⁾	PM_TA1.4	TA1 CCR4 capture input CCI4A	TA1 CCR4 compare output Out4	
P7.5/PM_TA1.3/C0.4 ⁽¹⁾	PM_TA1.3	TA1 CCR3 capture input CCI3A	TA1 CCR3 compare output Out3	
P7.6/PM_TA1.2/C0.3 ⁽¹⁾	PM_TA1.2	TA1 CCR2 capture input CCI2A	TA1 CCR2 compare output Out2	
P7.7/PM_TA1.1/C0.2 ⁽¹⁾	PM_TA1.1	TA1 CCR1 capture input CCI1A	TA1 CCR1 compare output Out1	

⁽¹⁾ Not available on the 64-pin RGC package.

6.9.3 Timer A

Timers TA0, TA1, TA2 and TA3 are 16-bit timers/counters (Timer_A type) with five capture/compare registers each. Each timer supports multiple capture/compares, PWM outputs, and interval timing. Each has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

6.9.3.1 Timer A Signal Connection Tables

表 6-46 through 表 6-49 list the interface signals of the Timer_A modules on the device and connections of the interface signals to the corresponding pins or internal signals. The following rules apply to the naming conventions used.

- The first column lists the device level pin or internal signal that sources the clocks and/or triggers into the Timer. The default assumption is that these are pins, unless specifically marked as (internal). Nomenclature used for internal signals is as follows:
 - CxOUT: output from Comparator 'x'.
 - TAx_Cy: Output from Timer 'x', Capture/Compare module 'y'.
- The second column lists the input signals of the Timer module.
- The third column lists the submodule of the Timer and also implies the functionality (Timer, Capture (Inputs or Triggers), or Compare (Outputs or PWM)).
- The fourth column lists the output signals of the Timer module.
- The fifth column lists the device-level pin or internal signal that is driven by the outputs of the Timer. The default assumption is that these are pins, unless specifically marked as (internal).






表 6-46. TA0 Signal Connections

DEVICE INPUT PIN OR INTERNAL SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT PIN OR INTERNAL SIGNAL
P7.1/PM_C0OUT/PM_TA0CLK	TACLK			
ACLK (internal)	ACLK		NI/A	NI/A
SMCLK (internal)	SMCLK	Timer	N/A	N/A
C0OUT (internal)	INCLK			
P7.3/PM_TA0.0	CCI0A			
DV _{SS}	CCI0B	CCR0	TAO	P7.3/PM_TA0.0
DV _{SS}	GND	CCRU	TAU	TA0_C0 (internal)
DV _{CC}	V _{CC}			
P2.4/PM_TA0.1	CCI1A	- CCR1		P2.4/PM_TA0.1
ACLK (internal)	CCI1B		TA1	TA0_C1 (internal)
DV _{SS}	GND	CCRT	IAI	ADC14 (internal)
DV _{CC}	V _{CC}			$ADC14SHSx = \{1\}$
P2.5/PM_TA0.2	CCI2A			P2.5/PM_TA0.2
C0OUT (internal)	CCI2B	CCR2	TA2	TA0_C2 (internal)
DV _{SS}	GND	CCR2	TAZ	ADC14 (internal)
DV _{CC}	V_{CC}			$ADC14SHSx = \{2\}$
P2.6/PM_TA0.3	CCI3A			
C1OUT (internal)	CCI3B	CCR3	TA3	P2.6/PM_TA0.3
DV_{SS}	GND	CCR3	IAS	TA0_C3 (internal)
DV _{CC}	V _{CC}			
P2.7/PM_TA0.4	CCI4A			
TA1_C4 (Internal)	CCI4B	CCR4	TA 4	P2.7/PM_TA0.4
DV _{SS}	GND	CCR4	TA4	TA0_C4 (internal)
DV _{CC}	V _{CC}			

表 6-47. TA1 Signal Connections

DEVICE INPUT PIN OR INTERNAL SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT PIN OR INTERNAL SIGNAL	
P7.2/PM_C1OUT/PM_TA1CLK	TACLK	Timer			
ACLK (internal)	ACLK		N/A	N/A	
SMCLK (internal)	SMCLK	rimer	IN/A	N/A	
C1OUT (internal)	INCLK				
P8.0/UCB3STE/TA1.0/C0.1	CCI0A				
DV_SS	CCI0B	CCBO	TA0	P8.0/UCB3STE/TA1.0/C0.1	
DV _{SS}	GND	CCR0	TAU	TA1_C0 (internal)	
DV _{CC}	V_{CC}				
P7.7/PM_TA1.1/C0.2	CCI1A	CCR1		P7.7/PM TA1.1/C0.2	
ACLK (internal)	CCI1B		CCP4 TA4	TA1	TA1_C1 (internal)
DV _{SS}	GND		TAI	ADC14 (internal) ADC14SHSx = {3}	
DV _{CC}	V _{CC}				
P7.6/PM_TA1.2/C0.3	CCI2A			P7.6/PM TA1.2/C0.3	
C0OUT (internal)	CCI2B	CCR2	TA2	TA1_C2 (internal)	
DV_{SS}	GND	CCR2	IAZ	ADC14 (internal) ADC14SHSx = {4}	
DV _{CC}	V_{CC}			$ADC14SHSX = \{4\}$	
P7.5/PM_TA1.3/C0.4	CCI3A				
C1OUT (internal)	CCI3B	CCR3	TA 2	P7.5/PM_TA1.3/C0.4	
DV _{SS}	GND	CCR3	TA3	TA1_C3 (internal)	
DV _{CC}	V _{CC}				
P7.4/PM_TA1.4/C0.5	CCI4A				
TA0_C4 (internal)	CCI4B	0004	T . 4	P7.4/PM_TA1.4/C0.5	
DV _{SS}	GND	CCR4	TA4	TA1_C4 (internal)	
DV _{CC}	V _{CC}				



表 6-48. TA2 Signal Connections

DEVICE INPUT PIN OR INTERNAL SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT PIN OR INTERNAL SIGNAL	
P4.2/ACLK/TA2CLK/A11	TACLK	_			
ACLK (internal)	ACLK				
SMCLK (internal)	SMCLK	Timer	N/A	N/A	
From Capacitive Touch I/O 0 (internal)	INCLK				
P8.1/UCB3CLK/TA2.0/C0.0	CCI0A				
DV _{SS}	CCI0B	CCR0	TA0	P8.1/UCB3CLK/TA2.0/C0.0	
DV _{SS}	GND	CCRU	TAU	TA2_C0 (internal)	
DV _{CC}	V _{cc}				
P5.6/TA2.1/VREF+/VeREF+/C1.7	CCI1A	CCR1		P5.6/TA2.1/VREF+/VeREF+/C1.7	
ACLK (internal)	CCI1B		TA1	TA2_C1 (internal)	
DV _{SS}	GND		CCRT	ADC14 (internal) ADC14SHSx = {5}	
DV _{CC}	V_{CC}				
P5.7/TA2.2/VREF-/VeREF-/C1.6	CCI2A			P5.7/TA2.2/VREF-/VeREF-/C1.6	
C0OUT (internal)	CCI2B	CCR2 TA2	TAG	TA2_C2 (internal)	
DV _{SS}	GND		TAZ	ADC14 (internal)	
DV _{CC}	V_{CC}			$ADC14SHSx = \{6\}$	
P6.6/TA2.3/UCB3SIMO/UCB3SDA/C 1.1	CCI3A			Do o The off IODOOM of	
TA3_C3 (internal)	CCI3B	CCR3	TA3	P6.6/TA2.3/UCB3SIMO/ UCB3SDA/C1.1	
DV _{SS}	GND			TA2_C3 (internal)	
DV _{CC}	V _{CC}				
P6.7/TA2.4/UCB3SOMI/UCB3SCL/C 1.0	CCI4A	CCR4			
From Capacitive Touch I/O 0 (internal)	CCI4B		TA4	P6.7/TA2.4/UCB3SOMI/ UCB3SCL/C1.0	
DV _{SS}	GND			TA2_C4 (internal)	
DV _{CC}	V _{cc}				

表 6-49. TA3 Signal Connections

DEVICE INPUT PIN OR INTERNAL SIGNAL	MODULE INPUT SIGNAL	MODULE BLOCK	MODULE OUTPUT SIGNAL	DEVICE OUTPUT PIN OR INTERNAL SIGNAL
P8.3/TA3CLK/A22	TACLK			
ACLK (internal)	ACLK			
SMCLK (internal)	SMCLK	Timer	N/A	N/A
From Capacitive Touch I/O 1 (internal)	INCLK			
P10.4/TA3.0/C0.7	CCI0A			
DV _{SS}	CCI0B	CCR0	TAO	P10.4/TA3.0/C0.7
DV _{SS}	GND	CCRU	TAU	TA3_C0 (internal)
DV _{CC}	V _{cc}			
P10.5/TA3.1/C0.6	CCI1A	CCR1		P10.5/TA3.1/C0.6
ACLK (internal)	CCI1B		TA1	TA3_C1 (internal)
DV _{SS}	GND		IAI	ADC14 (internal)
DV _{CC}	V _{CC}			$ADC14SHSx = \{7\}$
P8.2/TA3.2/A23	CCI2A			
C0OUT (internal)	CCI2B	CCR2	TA2	P8.2/TA3.2/A23
DV _{SS}	GND	CCR2	TAZ	TA3_C2 (internal)
DV _{CC}	V _{CC}			
P9.2/TA3.3	CCI3A			
TA2_C3 (internal)	CCI3B	CCR3	TA3	P9.2/TA3.3
DV _{SS}	GND	CCR3	IAS	TA3_C3 (internal)
DV _{CC}	V _{CC}			
P9.3/TA3.4	CCI4A			
From Capacitive Touch I/O 1 (internal)	CCI4B	CCR4	TA4	P9.3/TA3.4
DV _{SS}	GND			TA3_C4 (internal)
DV _{CC}	V _{CC}			

6.9.4 Timer32

Timer32 is an ARM dual 32-bit timer module. It contains two 32-bit timers, each of which can be configured as two independent 16-bit timers. The two timers can generate independent events or a combined event, which can be processed according to application requirements. Timer32 runs out of the same clock as the Cortex-M4 CPU.

6.9.5 Enhanced Universal Serial Communication Interface (eUSCI)

The eUSCI modules are used for serial data communication. The eUSCI module supports synchronous communication protocols such as SPI (3-pin or 4-pin) and I²C, and asynchronous communication protocols such as UART, enhanced UART with automatic baud-rate detection, and IrDA.

The eUSCI_An module provides support for SPI (3-pin or 4-pin), UART, enhanced UART, and IrDA.

The eUSCI_Bn module provides support for SPI (3-pin or 4-pin) and I²C.

The MSP432P401x MCUs offer up to four eUSCI_A and four eUSCI_B modules.

6.9.6 Real-Time Clock (RTC_C)

The RTC_C module contains an integrated real-time clock. It integrates an internal calendar which compensates for months with less than 31 days and includes leap year correction. The RTC_C also supports flexible alarm functions, offset calibration, and temperature compensation. The RTC_C operation is available in LPM3 and LPM3.5 modes to minimize power consumption.

6.9.7 Watchdog Timer (WDT_A)

The primary function of the WDT_A module is to perform a controlled system restart if a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

The watchdog can generate a reset on either a time-out or a password violation. This reset can be configured to generate either a Hard Reset or a Soft Reset into the system. Refer to the MSP432P4xx Family Technical Reference Manual for more details. The WDT should typically be configured to generate a Hard reset into the system. A Soft reset resets the CPU but leaves the rest of the system and peripherals unaffected. As a result, if the WDT is configured to generate a Soft reset, the application should assume responsibility for the fact that a Soft reset can corrupt an ongoing transaction from the CPU into the system.

表 6-50 lists the clocks that can be selected as the source for the WDT_A module.

WDTSSEL	NORMAL OPERATION (WATCHDOG AND INTERVAL TIMER MODE)
00	SMCLK
01	ACLK
10	VLOCLK
11	BCLK

表 6-50. WDT_A Clocks

CAUTION

The WDT must be set to interval mode before transitioning into the LPM3 or LPM3.5 modes of operation. This allows the WDT event to wake the device and return it to active modes of operation. Using the WDT in watchdog mode may result in nondeterministic behavior due to the generated reset.

6.9.8 ADC14

The ADC14 module supports 14-bit analog-to-digital conversions up to 1 Msps sampling rate with differential and single-ended inputs. The module implements a 14-bit SAR core, sample and hold circuit, reference generator and a conversion result buffer. The window comparators with a lower and upper limit allow CPU independent result monitoring through different window comparator interrupt flags.

The available ADC14 external trigger sources are summarized in 表 6-51.

表 6-51. ADC14 Trigger Signal Connections

ADC14SHSx		CONNECTED TRIGGER
BINARY	DECIMAL	SOURCE
000	0	Software (ADC14SC)
001	1	TA0_C1
010	2	TA0_C2
011	3	TA1_C1
100	4	TA1_C2
101	5	TA2_C1
110	6	TA2_C2
111	7	TA3_C1

表 6-52, 表 6-53, and 表 6-54 list the available multiplexing between internal and external analog inputs of ADC14.

表 6-52. ADC14 Channel Mapping on 100-Pin PZ Devices

ADC14 CHANNEL	EXTERNAL CHANNEL SOURCE (CONTROL BIT = 0)	INTERNAL CHANNEL SOURCE (CONTROL BIT = 1) ⁽¹⁾	CONTROL BIT ⁽²⁾
Channel 23	A23	Battery Monitor	ADC14BATMAP
Channel 22	A22	Temperature Sensor	ADC14TCMAP
Channel 21	A21	N/A (Reserved)	ADC14CH0MAP
Channel 20	A20	N/A (Reserved)	ADC14CH1MAP
Channel 19	A19	N/A (Reserved)	ADC14CH2MAP
Channel 18	A18	N/A (Reserved)	ADC14CH3MAP

⁽¹⁾ If an internal source is marked as N/A or Reserved, it indicates that only the external source is available for that channel.

表 6-53. ADC14 Channel Mapping on 80-Pin ZXH Devices

ADC14 CHANNEL	EXTERNAL CHANNEL SOURCE (CONTROL BIT = 0)	INTERNAL CHANNEL SOURCE (CONTROL BIT = 1) ⁽¹⁾	CONTROL BIT ⁽²⁾
Channel 15	A15	Battery Monitor	ADC14BATMAP
Channel 14	A14	Temperature Sensor	ADC14TCMAP
Channel 13	A13	N/A (Reserved)	ADC14CH0MAP
Channel 12	A12	N/A (Reserved)	ADC14CH1MAP
Channel 11	A11	N/A (Reserved)	ADC14CH2MAP
Channel 10	A10	N/A (Reserved)	ADC14CH3MAP

⁽¹⁾ If an internal source is marked as N/A or Reserved, it indicates that only the external source is available for that channel.

⁽²⁾ Refer to the ADC14 chapter in the MSP432P4xx Family Technical Reference Manual for details on the registers that contain the control bits listed in the table.

⁽²⁾ Refer to the ADC14 chapter in the MSP432P4xx Family Technical Reference Manual for details on the registers that contain the control bits listed in the table.



表 6-54. ADC14 Channel Mapping on 64-Pin RGC Devices

ADC14 CHANNEL	EXTERNAL CHANNEL SOURCE (CONTROL BIT = 0)	INTERNAL CHANNEL SOURCE (CONTROL BIT = 1) ⁽¹⁾	CONTROL BIT ⁽²⁾
Channel 11	A11	Battery Monitor	ADC14BATMAP
Channel 10	A10	Temperature Sensor	ADC14TCMAP
Channel 9	A9	N/A (Reserved)	ADC14CH0MAP
Channel 8	A8	N/A (Reserved)	ADC14CH1MAP
Channel 7	A7	N/A (Reserved)	ADC14CH2MAP
Channel 6	A6	N/A (Reserved)	ADC14CH3MAP

⁽¹⁾ If an internal source is marked as N/A or Reserved, it indicates that only the external source is available for that channel.

6.9.9 Comparator_E (COMP_E)

The primary function of the COMP_E module is to support precision slope analog-to-digital conversions, battery voltage supervision, and monitoring of external analog signals.

There are two COMP_E modules available on the MSP432P401x MCUs.

6.9.10 Shared Reference (REF_A)

The REF_A generates of all the critical reference voltages that can be used by the various analog peripherals in the device. The reference voltage from REF_A can also be switched onto a device pin for external use.

6.9.11 CRC32

The CRC32 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. It supports both a CRC32 and a CRC16 computation.

- The CRC16 computation signature is based on the CRC16-CCITT standard.
- The CRC32 computation signature is based on the CRC32-ISO3309 standard.

6.9.12 AES256 Accelerator

The AES accelerator module performs encryption and decryption of 128-bit data with 128-bit, 192-bit, or 256-bit keys according to the Advanced Encryption Standard (AES) (FIPS PUB 197) in hardware.

6.9.13 True Random Seed

The Device Descriptor Information (TLV) section contains a 128-bit true random seed that can be used to implement a deterministic random number generator.

6.10 Code Development and Debug

The MSP432P401x MCUs support various methods through which the user can carry out code development and debug on the device.

6.10.1 JTAG and SWD Based Development, Debug, and Trace

The device supports both 4-pin JTAG and the 2-pin SWD modes of operation. The device is compatible with all standard Cortex-M4 debuggers available in the market today. The debug logic in the device has been designed to remain minimally intrusive to the application state. In low-power modes, the user can enable the debugger to override the state of the PSS, thereby gaining access to debug and trace features.

⁽²⁾ Refer to the ADC14 chapter in the MSP432P4xx Family Technical Reference Manual for details on the registers that contain the control bits listed in the table.

In 2-pin SWD mode, the TDO pin can be used to export serial wire trace output (SWO) data. In addition, the TDI and TDO pins of the device can be reassigned as user I/Os. Refer to sections 节 6.12.22 and 节 6.12.23 for more details.

注

If the device has activated debug security, debugger accesses into the device is completely disabled. The debugger, however, is still be able to scan the run/halt state of the CPU. Further control of and visibility into the device is possible only after initiating a mass erase of the device flash contents.

6.10.2 Peripheral Halt Control

The Peripheral Halt Control register in the System Controller module allows the user independent control over the functionality of device peripherals during code development and debug. When the CPU is halted, the bits in this register can control whether the corresponding peripheral freezes its operation (such as incrementing, transmit, and receive) or continues its operation (debug remains nonintrusive). The registers of the peripheral remain accessible without regard to the values in the Peripheral Halt Control register.

6.10.3 Bootloader (BSL)

The BSL enables users to program flash or SRAM on the device using a UART or I2C or SPI serial interface. Access to the device memory through the BSL is protected by a user-defined password. 表 6-55 lists the device pins that are required to use the BSL.

DEVICE PIN	BSL FUNCTION
P1.2	UART BSLRXD
P1.3	UART BSLTXD
P1.4	SPI BSLSTE
P1.5	SPI BSLCLK
P1.6	SPI BSLSIMO
P1.7	SPI BSLSOMI
P3.6	I ² C BSLSDA
P3.7	I ² C BSLSCL

表 6-55. BSL Pins and Functions

The BSL is invoked under any of the following conditions.

- Flash main memory is erased
- Hardware invocation of BSL
- Software based API calls to BSL functions

The user can perform hardware invocation of BSL using any pin of ports P1, P2, or P3. The pin selected for this purpose should not be same as the ones used for BSL. The user can configure the device pin and its polarity through the flash boot-override mailbox. The BSL can then be invoked upon a power cycle or POR reset event with the configured pin.

For the complete description of the BSL features and its implementation, see the MSP432P401R Bootloader (BSL) User's Guide.

6.10.4 Device Security

The MSP432P401xx MCUs offer the following two types of device security for the user application code programmed on to the device.

- JTAG and SWD Lock
- IP Protection

Detailed Description 136

JTAG and SWD lock as the name indicates locks the JTAG and SWD interface of the device. IP protection is useful for protection of customer software IP, for example, in multi-vendor development scenarios. It is possible to have up to a maximum of four IP protected zones with configurable start address and size. The security configurations of the device are done using the flash boot-override mailbox.

Also the SYSCTL module provides infrastructure for encrypted in-field updates to the application code on devices that are JTAG and SWD locked and/or have defined IP protection zones. For complete details of the device security features, refer to SYSCTL chapter in the MSP432P4xx Family Technical Reference Manual.

6.11 Performance Benchmarks

The MSP432P401xx MCUs achieve the following performance benchmarks under the given software configurations and profile configurations. These performance benchmarks were measured with system supply voltage of 2.97 V at an ambient temperature of 25°C.

6.11.1 ULPBench Performance: 192.3 ULPMark-CP

表 6-56 shows the software configuration for this performance benchmark. 表 6-57 shows the profile configuration.

ITEMS	DETAILS
Compiler Name and Version	IAR EWARM v7.50.3
Compiler Flags	endian=littlecpu=Cortex-M4F -efpu=VFPv4_sp -Ohsno_size_constraintsmfc
ULPBench Profile and Version	v1.1.X
EnergyMonitor Software Version	113

表 6-56. Software Configuration

耒	6-57	Profile	Confid	uration
1.0	U-J1.	I I OIIIC	COLLING	ıuı atıvı

CONFIGURATION	DETAILS
Wakeup Timer Module	RTC
Wakeup Timer Clock Source	External Crystal
Wakeup Timer Frequency [Hz]	32768 Hz
Wakeup Timer Accuracy [ppm]	20 ppm
Active Power Mode Name	Active Mode
Active Mode Clock Configuration	CPU: 16 MHz, RTC: 32 KHz
Active Mode Voltage Integrity	1.62 V
Inactive Power Mode Name	LPM3
Inactive Clock Configuration	CPU: OFF, RTC: 32 kHz
Inactive Mode Voltage Integrity	1.62 V

6.11.2 CoreMark/MHz Performance: 3.41

表 6-58 shows the software configuration for this performance benchmark. 表 6-59 shows the profile configuration.

表 6-58. Software Configuration

ITEMS	DETAILS
Compiler Name and Version	IAR EWARM v6.70.3
Compiler Flags	no_size_constraintsdebugendian=littlecpu=Cortex-M4F -efpu=None -Ohs
CoreMark Profile and Version	v1.0

表 6-59. Profile Configuration

CONFIGURATION	DETAILS
Active Power Mode Name	Active Mode
Active Mode Clock Configuration	CPU: 3 MHz
Active Mode Voltage Integrity	1.62 V

6.11.3 DMIPS/MHz (Dhrystone 2.1) Performance: 1.22

表 6-60 shows the software configuration for this performance benchmark. 表 6-61 shows the profile configuration.

表 6-60. Software Configuration

ITEMS	DETAILS
Compiler Name and Version	Keil uVision ARM Compiler v5.06 (build 20)
Compiler Flags	-ccpu Cortex-M4.fp -g -O3 -Otimeapcs=interworkasminterleaveasm_dirno_inlineno_multifile
Dhrystone Profile and Version	v2.1

表 6-61. Profile Configuration

CONFIGURATION	DETAILS
Active Power Mode Name	Active Mode
Active Mode Clock Configuration	CPU: 3 MHz
Active Mode Voltage Integrity	1.62 V



6.12 Input/Output Diagrams

6.12.1 Port P1 (P1.0 to P1.7) Input/Output With Schmitt Trigger

图 6-7 shows the port diagram. 表 6-62 summarizes the selection of the pin functions.




图 6-7. Py.x/USCI Pin Diagram

表 6-62. Port P1 (P1.0 to P1.7) Pin Functions

DINI NIAME (D4 w)		FUNCTION	CONTR	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P1.x)	X	FUNCTION	P1DIR.x	P1SEL1.x	P1SEL0.x		
P1.0/UCA0STE		P1.0 (I/O)	I: 0; O: 1	0	0		
		UCA0STE	X ⁽²⁾	0	1		
		N/A	0	4	0		
	0	DVSS	1	1			
		N/A	0	4	1		
		DVSS	1	1			
		P1.1 (I/O)	I: 0; O: 1	0	0		
		UCA0CLK	X ⁽²⁾	0	1		
D		N/A	0				
P1.1/UCA0CLK	1	DVSS	1	1	0		
		N/A	0	_	_		
		DVSS	1	1	1		
		P1.2 (I/O)	I: 0; O: 1	0	0		
		UCA0RXD/UCA0SOMI	X ⁽²⁾	0	1		
		N/A	0		0		
P1.2/UCA0RXD/UCA0SOMI	2	DVSS	1	1			
		N/A	0		1		
		DVSS	1	1			
		P1.3 (I/O)	I: 0; O: 1	0	0		
		UCA0TXD/UCA0SIMO	X ⁽²⁾	0	1		
		N/A	0	1			
P1.3/UCA0TXD/UCA0SIMO	3	DVSS	1		0		
		N/A	0	1	1		
		DVSS	1				
		P1.4 (I/O)	I: 0; O: 1	0	0		
		UCBOSTE	X ⁽³⁾	0	1		
		N/A	0	0	· · · · · · · · · · · · · · · · · · ·		
P1.4/UCB0STE	4	DVSS	1	1	0		
		N/A	0		1 0		
		DVSS	1	1			
		P1.5 (I/O)	l: 0; O: 1	0			
		UCBOCLK	X ⁽³⁾	0	1		
	5	N/A	0	0			
P1.5/UCB0CLK		DVSS	1	1	0		
		N/A	0	- 1	1		
		DVSS					
	6	P1.6 (I/O)	1 I: 0; O: 1	0	0		
		UCB0SIMO/UCB0SDA	X ⁽³⁾	0	1		
				U	1		
P1.6/UCB0SIMO/UCB0SDA		N/A	0	1	0		
		DVSS	1				
		N/A	0	1	1		
		DVSS	1				

⁽¹⁾ X = don't care

Direction controlled by eUSCI_A0 module. Direction controlled by eUSCI_B0 module.

⁽³⁾



表 6-62. Port P1 (P1.0 to P1.7) Pin Functions (continued)

PIN NAME (P1.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
			P1DIR.x	P1SEL1.x	P1SEL0.x	
P1.7/UCB0SOMI/UCB0SCL		P1.7 (I/O)	I: 0; O: 1	0	0	
		UCB0SOMI/UCB0SCL	X ⁽³⁾	0	1	
	7	N/A	0	1	0	
	′	DVSS	1			
		N/A	0	1	4	
		DVSS	1		I	

6.12.2 Port P2 (P2.0 to P2.3) Input/Output With Schmitt Trigger

图 6-7 shows the port diagram. 表 6-63 summarizes the selection of the pin functions.

表 6-63. Port P2 (P2.0 to P2.3) Pin Functions

PIN NAME (P2.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾				
			P2DIR.x	P2SEL1.x	P2SEL0.x	P2MAPx	
		P2.0 (I/O)	I: 0; O: 1	0	0	Х	
		UCA1STE	X ⁽²⁾	0	1	default	
	0	N/A	0	- 1	0	Х	
P2.0/PM_UCA1STE	U	DVSS	1			^	
		N/A	0	1	1	Х	
		DVSS	1			Χ	
		P2.1 (I/O)	I: 0; O: 1	0	0	Х	
		UCA1CLK	X ⁽²⁾	0	1	default	
		N/A	0	1	0	Х	
P2.1/PM_UCA1CLK	1	DVSS	1				
		N/A	0	1	1	Х	
		DVSS	1				
		P2.2 (I/O)	I: 0; O: 1	0	0	Х	
		UCA1RXD/UCA1SOMI	X ⁽²⁾	0	1	default	
P2.2/PM_UCA1RXD/PM_U	2	N/A	0	4	0	Х	
CA1SOMI	2	DVSS	1	1			
		N/A	0	1	1	Х	
		DVSS	1				
		P2.3 (I/O)	I: 0; O: 1	0	0	Х	
P2.3/PM_UCA1TXD/PM_U CA1SIMO		UCA1TXD/UCA1SIMO	X ⁽²⁾	0	1	default	
	3	N/A	0		0	Х	
		DVSS	1	1			
		N/A	0	1	1		
		DVSS	1			X	

⁽¹⁾ X = don't care

⁽²⁾ Direction controlled by eUSCI_A1 module.



6.12.3 Port P3 (P3.0 to P3.7) Input/Output With Schmitt Trigger

图 6-7 shows the port diagram. 表 6-64 summarizes the selection of the pin functions.

表 6-64. Port P3 (P3.0 to P3.7) Pin Functions

DINI NAME (D2)			CONTROL BITS OR SIGNALS ⁽¹⁾				
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL1.x	P3SEL0.x	РЗМАРх	
P3.0/PM_UCA2STE		P3.0 (I/O)	I: 0; O: 1	0	0	Х	
		UCA2STE	X ⁽²⁾	0	1	default	
		N/A	0		0	Х	
	0	DVSS	1	1			
		N/A	0	1	1	Х	
		DVSS	1				
		P3.1 (I/O)	I: 0; O: 1	0	0	Х	
		UCA2CLK	X ⁽²⁾	0	1	default	
D0 4/D14 110 400114		N/A	0			.,	
P3.1/PM_UCA2CLK	1	DVSS	1	1	0	Χ	
		N/A	0		_	Х	
		DVSS	1	1	1		
		P3.2 (I/O)	I: 0; O: 1	0	0	Х	
		UCA2RXD/UCA2SOMI	X ⁽²⁾	0	1	default	
P3.2/PM_UCA2RXD/PM_U		N/A	0	1	0	Х	
CA2SOMI	2	DVSS	1				
		N/A	0	1	1	Х	
		DVSS	1				
		P3.3 (I/O)	I: 0; O: 1	0	0	Х	
		UCA2TXD/UCA2SIMO	X ⁽²⁾	0	1	default	
P3.3/PM_UCA2TXD/PM_U	3	N/A	0	1	0	Х	
CA2SIMO	3	DVSS	1				
		N/A	0	1	1	Х	
		DVSS	1				
		P3.4 (I/O)	I: 0; O: 1	0	0	Х	
		UCB2STE	X ⁽³⁾	0	1	default	
DO A/DM LICEOCTE		N/A	0	1	0	Х	
P3.4/PM_UCB2STE	4	DVSS	1				
		N/A	0	1	1	Х	
		DVSS	1				
P3.5/PM_UCB2CLK		P3.5 (I/O)	I: 0; O: 1	0	0	Χ	
		UCB2CLK	X ⁽³⁾	0	1	default	
	5	N/A	0	1	0	Х	
		DVSS	1				
		N/A	0	1	1	Х	
		DVSS	1				

⁽¹⁾ X = don't care

Direction controlled by eUSCI_A2 module. Direction controlled by eUSCI_B2 module.

表 6-64. Port P3 (P3.0 to P3.7) Pin Functions (continued)

PIN NAME (P3.x)	x	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾				
			P3DIR.x	P3SEL1.x	P3SEL0.x	P3MAPx	
P3.6/PM_UCB2SIMO/PM_ UCB2SDA	6	P3.6 (I/O)	I: 0; O: 1	0	0	Χ	
		UCB2SIMO/UCB2SDA	X ⁽³⁾	0	1	default	
		N/A	0	1	0	Х	
		DVSS	1			^	
		N/A	0	- 1	1	X	
		DVSS	1				
P3.7/PM_UCB2SOMI/PM_ UCB2SCL	7	P3.7 (I/O)	I: 0; O: 1	0	0	Χ	
		UCB2SOMI/UCB2SCL	X ⁽³⁾	0	1	default	
		N/A	0	1	0	X	
		DVSS	1				
		N/A	0	1	1	V	
		DVSS	1			X	



6.12.4 Port P9 (P9.4 to P9.7) Input/Output With Schmitt Trigger

图 6-7 shows the port diagram. 表 6-65 summarizes the selection of the pin functions.

表 6-65. Port P9 (P9.4 to P9.7) Pin Functions

DINI NAME (DO)		FUNCTION	CONTR	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P9.x)	X		P9DIR.x	P9SEL1.x	P9SEL0.x		
		P9.4 (I/O)	I: 0; O: 1	0	0		
		UCA3STE	X ⁽³⁾	0	1		
P9.4/UCA3STE ⁽²⁾	4	N/A	0	1	0		
F9.4/UCASSTE	4	DVSS	1	ľ	U		
		N/A	0	1	1		
		DVSS	1	I	ı		
		P9.5 (I/O)	I: 0; O: 1	0	0		
		UCA3CLK	X ⁽³⁾	0	1		
P9.5/UCA3CLK ⁽²⁾	5	N/A	0	1	0		
P9.5/UCA3CLK	5	DVSS	1				
		N/A	0	1	1		
		DVSS	1		ı		
		P9.6 (I/O)	I: 0; O: 1	0	0		
		UCA3RXD/UCA3SOMI	X ⁽³⁾	0	1		
P9.6/UCA3RXD/UCA3SOMI ⁽²⁾	6	N/A	0	1	0		
P9.6/UCA3RXD/UCA3SUMIN	0	DVSS	1		U		
		N/A	0	1	1		
		DVSS	1		ı		
		P9.7 (I/O)	I: 0; O: 1	0	0		
P9.7/UCA3TXD/UCA3SIMO ⁽²⁾		UCA3TXD/UCA3SIMO	X ⁽³⁾	0	1		
	7	N/A	0	4	0		
	/	DVSS	1	1	0		
		N/A	0		1		
		DVSS	1	1	ı		

X = don't care

Not available on 80ZXH and 64RGC packages. Direction controlled by eUSCI_A3 module.

6.12.5 Port P10 (P10.0 to P10.3) Input/Output With Schmitt Trigger

图 6-7 shows the port diagram. 表 6-66 summarizes the selection of the pin functions.

表 6-66. Port P10 (P10.0 to P10.3) Pin Functions


DINI NIAME (D40)		FUNCTION	CONTR	OL BITS OR SI	GNALS ⁽¹⁾
PIN NAME (P10.x)	х	FUNCTION	P10DIR.x	P10SEL1.x	P10SEL0.x
		P10.0 (I/O)	I: 0; O: 1	0	0
		UCB3STE	X ⁽³⁾	0	1
P10.0/UCB3STE ⁽²⁾	0	N/A	0	1	0
F10.0/OCB3STEV	U	DVSS	1	ľ	U
		N/A	0	1	1
		DVSS	1		1
		P10.1 (I/O)	I: 0; O: 1	0	0
		UCB3CLK	X ⁽³⁾	0	1
P10.1/UCB3CLK ⁽²⁾	,	N/A	0	1	0
P10.1/0CB3CLK\=/	1	DVSS	1	1	0
		N/A	0	1	4
		DVSS	1		1
		P10.2 (I/O)	I: 0; O: 1	0	0
		UCB3SIMO/UCB3SDA	X ⁽³⁾	0	1
P10.2/UCB3SIMO/UCB3SDA ⁽²⁾	2	N/A	0	1	0
P10.2/0CB3SIMO/0CB3SDA		DVSS	1		U
		N/A	0	1	1
		DVSS	1		1
		P10.3 (I/O)	I: 0; O: 1	0	0
		UCB3SOMI/UCB3SCL	X ⁽³⁾	0	1
D40.0/I/OD0000M/I/OD0000/(2)	3	N/A	0	1 1	0
P10.3/UCB3SOMI/UCB3SCL ⁽²⁾	3	DVSS	1		0
		N/A	0		4
		DVSS	1		1

Not available on 80ZXH and 64RGC packages. Direction controlled by eUSCI_B3 module.



6.12.6 Port P2 (P2.4 to P2.7) Input/Output With Schmitt Trigger

图 6-8 shows the port diagram. 表 6-67 summarizes the selection of the pin functions.



Functional representation only.

图 6-8. Py.x/Mod1/Mod2 Pin Diagram

www.ti.com.cn

表 6-67. Port P2 (P2.4 to P2.7) Pin Functions

DINI NIAME (DO 11)			CONTROL E		L BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P2.x)	X	FUNCTION P2DIR.x		P2SEL1.x	P2SEL0.x	P2MAPx		
		P2.4 (I/O)	I: 0; O: 1	0	0	Х		
		TA0.CCI1A	0			1-61		
		TA0.1	1	0	1	default		
P2.4/PM_TA0.1 (2)	4	N/A	0	_		ν,		
		DVSS	1	1	0	X		
		N/A	0	_	_			
		DVSS	1	1	1	X		
		P2.5 (I/O)	I: 0; O: 1	0	0	Х		
		TA0.CCI2A	0			1-61		
		TA0.2	1	0	1	default		
P2.5/PM_TA0.2 ⁽²⁾	5	N/A	0	4		ν,		
		DVSS	1	1	0	X		
		N/A	0	4	1	Х		
		DVSS	1	1	'	^		
		P2.6 (I/O)	I: 0; O: 1	0	0	Х		
		TA0.CCI3A	0	0	4	-1 - 5 16		
		TA0.3	1	0	1	default		
P2.6/PM_TA0.3 ⁽²⁾	6	N/A	0	1	0	V		
		DVSS	1	1	0	X		
		N/A	0	1	4	Х		
		DVSS	1	1	1	^		
		P2.7 (I/O)	I: 0; O: 1	0	0	Х		
		TA0.CCI4A	0	0	4	-1 - 5 16		
		TA0.4	1	0	1	default		
P2.7/PM_TA0.4 ⁽²⁾	7	N/A	0	1	0	Х		
		DVSS	1	'	U	^		
		N/A	0	4	4	V		
		DVSS	1	1	1	X		

⁽¹⁾ X = don't care

⁽²⁾ Not available on the 64-pin RGC package.



6.12.7 Port P7 (P7.0 to P7.3) Input/Output With Schmitt Trigger

图 6-8 shows the port diagram. 表 6-68 summarizes the selection of the pin functions.

表 6-68. Port P7 (P7.0 to P7.3) Pin Functions

DIN MARIE (DE)			FUNCTION CONTRO P7DIR.x P7S		ROL BITS OR SIGNALS ⁽¹⁾		
PIN NAME (P7.x)	X	FUNCTION			P7SEL0.x	P7MAPx	
		P7.0 (I/O)	I: 0; O: 1	0	0	Х	
		DMAE0	0		4	-1 - 6 16	
		SMCLK	1	0	1	default	
P7.0/PM_SMCLK/ PM_DMAE0	0	N/A	0	4	0		
T M_DIVI/ CO		DVSS	1	1	0	Х	
		N/A	0	4	4	Х	
		DVSS	1	1	1	Χ	
		P7.1 (I/O)	I: 0; O: 1	0	0	Х	
		TA0CLK	0	0	4	-l -£lt	
		COOUT	1	0	1	default	
P7.1/PM_C0OUT/ PM_TA0CLK	1	N/A	0	4	0	V	
T M_T/TOOLIK		DVSS	1	1	U	Χ	
		N/A	0	4	1	X	
		DVSS	1	1	1		
		P7.2 (I/O)	I: 0; O: 1	0	0	Х	
		TA1CLK	0	0	4	default	
		C1OUT	1	0	1	derauit	
P7.2/PM_C1OUT/ PM_TA1CLK	2	N/A	0	4	0	Х	
T M_TATOLK		DVSS	1	1	U	Χ	
		N/A	0	4	4	V	
		DVSS	1	1	1	Х	
		P7.3 (I/O)	I: 0; O: 1	0	0	Х	
		TA0.CCI0A	0	0	4	-1 - 4 14	
		TA0.0	1	0	1	default	
P7.3/PM_TA0.0	3	N/A	0	4	0	V	
		DVSS	1	1	0	Χ	
		N/A	0		4	V	
		DVSS	1	1	1	Χ	

⁽¹⁾ X = don't care

6.12.8 Port P9 (P9.2 and P9.3) Input/Output With Schmitt Trigger

图 6-8 shows the port diagram. 表 6-69 summarizes the selection of the pin functions.

表 6-69. Port P9 (P9.2 and P9.3) Pin Functions


DIN NAME (DO)		FUNCTION	CONTROL BITS OR SIGNALS			
PIN NAME (P9.x)	Х	FUNCTION	P9DIR.x	P9SEL1.x	P9SEL0.x	
		P9.2 (I/O)	I: 0; O: 1	0	0	
		TA3.CCI3A	0	0	1	
		TA3.3	1	U	1	
P9.2/TA3.3 ⁽¹⁾	2	N/A	0	4	0	
		DVSS	1	1		
		N/A	0	1	4	
		DVSS	1		•	
		P9.3 (I/O)	I: 0; O: 1	0	0	
		TA3.CCI4A	0		4	
		TA3.4	1	0	1	
P9.3/TA3.4 ⁽¹⁾	3	N/A	0	4	0	
		DVSS	1	1	0	
		N/A	0	- 1	4	
		DVSS	1		1	

⁽¹⁾ Not available on 80ZXH and 64RGC packages.



6.12.9 Port P4 (P4.0 to P4.7) Input/Output With Schmitt Trigger

图 6-9 shows the port diagram. 表 6-70 summarizes the selection of the pin functions.



Note: Output is DVSS if module 1 or module 2 function is not available. See the pin function tables. Functional representation only.

图 6-9. Py.x/Mod1/Mod2/Az Pin Diagram

www.ti.com.cn

表 6-70. Port P4 (P4.0 to P4.7) Pin Functions

PHINAME (P4.X) PHORTION PADIR.X PASELO.X P				CONTR	CONTROL BITS OR SIGNALS ⁽¹⁾			
P4.0/A13 ⁽²⁾ P4.0/A13 ⁽²⁾ P4.0/A13 ⁽²⁾ P4.1/A12 ⁽²⁾ P4.1/A	PIN NAME (P4.x)	X	FUNCTION					
P4.0/A13 ⁽²⁾ P4.0/A13 ⁽²⁾ P4.1/A12 ⁽²⁾ P1.1/A12 ⁽²⁾ P1.1/A111 P1.1/A111 P1.1/A12 ⁽²⁾			P4.0 (I/O)	I: 0; O: 1	0	0		
P4.0/A13(2) 0			N/A	0	0			
NA	D4 0 (440(2)	•	DVSS	1	U	1		
P4.1/A12(2) P4.1/	P4.0/A13\=\	U	N/A	0	4	0		
P4.1/A12 ⁽²⁾ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			DVSS	1	1	U		
P4.1/A12 (2) 1			A13 ⁽³⁾	X	1	1		
P4.1/A12(2) P4.1/A12(2) P4.2/ACLK/TA2CLK/A11 P4.2/ACLK/TA2CLK/A11 P4.2/ACLK/TA2CLK/A11 P4.2/ACLK/TA2CLK/A11 P4.2/ACLK/TA2CLK/A11 P4.3/MCLK/TCCLK/A10 P4.3/MCLK/TCCLK/A10 P4.3/MCLK/TCCLK/A10 P4.3/MCLK/TCCLK/A10 P4.3/MCLK/TCCLK/A10 P4.3/MCLK P4.3/MCLK/TCCLK/A10 P4.3/MCLK P4.4/MSMCLK/SVMHOUT/ P4.3/MS P4.5/MCLK P4.4/MSMCLK PA.4/MSMCLK P			P4.1 (I/O)	I: 0; O: 1	0	0		
P4.1/A12 (2) 1			N/A	0	0	4		
P4.2/ACLK/TA2CLK/A11 P4.2/ACLK/TA2CLK/A11 P4.2/ACLK/TA2CLK/A11 P4.2/ACLK/TA2CLK/A11 P4.2/ACLK/TA2CLK/A11 P4.3/MCLK/TA2CLK/A10 P4.3/MCLK/RTCCLK/A10 P4.3/MCLK/RTCCLK/A10 P4.3/MCLK/RTCCLK/A10 P4.3/MCLK/RTCCLK/A10 P4.3/MCLK/RTCCLK/A10 P4.3/MCLK/RTCCLK/A10 P4.4/HSMCLK/SVMHOUT/ A9 P4.4/HSMCLK/SVMHOUT/ A9 P4.5/A8 P4.5/A8 P4.6/O P4.6/A7 P4.6/O P	D4.4/A4.0(2)		DVSS	1	U	1		
P4.2/ACLK/TA2CLK/A11 P4.2/(I/O) P4.3/(I/O) P4.3/(I/O) P4.3/(I/O) P4.3/(I/O) P4.4/(I/SMCLK/SVMHOUT/ P4.4/(I/SMCLK/SVMHOUT/ P4.4/(I/SMCLK/SVMHOUT/ P4.4/(I/SMCLK/SVMHOUT/ P4.5/(I/O) P5.5 P4.5/(I/O) P6.5 P6.6/(I/O) P6.6/(I/O) P7.5 P6.6/(I/O) P6.6/(I/O) P6.6/(I/O) P6.6/(I/O) P7.5 P6.6/(I/O) P6.6/(I/O) P7.5 P6.6/(I/O) P6.6/(I/O) P7.5 P6.6/(I/O) P7.5 P6.6/(I/O) P7.5 P6.6/(I/O) P7.5 P7.5 P7.6/(I/O) P7.5 P7	P4.1/A12\-	1	N/A	0	4	0		
P4.2/ACLK/TA2CLK/A11 2 P4.3/MCLK DVSS A11 A1 A1 A1 A1 A1 A1 A1 A1			DVSS	1	1	U		
P4.2/ACLK/TA2CLK/A11 2 N/A			A12 ⁽³⁾	Х	1	1		
P4.2/ACLK/TA2CLK/A11 2			P4.2 (I/O)	I: 0; O: 1	0	0		
P4.2/ACLK/TA2CLK/A11 2			N/A	0	0	1		
P4.3/MCLK/RTCCLK/A10 P4.3/MCLK/RTCCLK/A10 P4.4/HSMCLK/SVMHOUT/ A9 P4.5/A8 P4.5/A8 P4.6/A7 P4.6/A7 P4.6/A7 PA.3/MCLK/RTCCLK 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	D4 0/4 01 1//T4 001 1//4 44	•	ACLK	1	0			
P4.3/MCLK/RTCCLK/A10 P4.3 (I/O) P4.3 (I/O) N/A MCLK N/A MCLK N/A RTCCLK A10 (S) P4.4 (I/O) N/A P4.4 (I/O) N/A P4.4 (I/O) N/A P4.5 (I/O) N/A P4.5 (I/O) N/A P4.5 (I/O) N/A DVSS N/A P4.6 (I/O) P4.6 (I	P4.2/ACLK/TA2CLK/A11	2	TA2CLK	0				
P4.3/MCLK/RTCCLK/A10 P4.3/MCLK			DVSS	1	1	0		
P4.3/MCLK/RTCCLK/A10 3 N/A 0 0 1 0 RTCCLK 1 1 0 RTCCLK 1 1 1 0 RTCCLK 1 1 1 0 A10 ⁽³⁾ X 1 1 1 P4.4 (I/O) I: 0; O: 1 0 0 N/A 0 0 1 HSMCLK 1 1 0 N/A 0 0 1 SVMHOUT 1 1 1 A9 ⁽³⁾ X 1 1 A9 ⁽³⁾ X 1 1 P4.5/A8 P4.5 (I/O) I: 0; O: 1 0 0 N/A 0 0 1 DVSS 1 1 0 P4.6 (I/O) I: 0; O: 1 0 0 N/A 0 0 0 P4.6 (I/O) I: 0; O: 1 0 0 P4.6 (I/O) I: 0; O: 1 0 0 N/A 0 0 0 DVSS 1 1 1 DVSS 1 0 DVSS 1 0 0 N/A 0 0 0 DVSS 1 0 DVSS 1 0 0			A11 ⁽³⁾	Х	1	1		
P4.3/MCLK/RTCCLK/A10 ABOUT STATE OF ST			P4.3 (I/O)	I: 0; O: 1	0	0		
P4.3/MCLK/RTCCLK/A10 A MCLK			N/A	0				
P4.4/HSMCLK/SVMHOUT/ A9 P4.4/HSMCLK/SVMHOUT/ A9 P4.5/A8 P4.5/A8 P4.6/A7 P4.6 (I/O) RTCCLK 1 1 0 X 1 1 0 X 1 1 0 0	D // 101 1/ / DTO 01 1/ / 10		MCLK	1	0	1		
P4.4/HSMCLK/SVMHOUT/ A9 P4.4/HSMCLK/SVMHOUT/ A9 P4.5/A8 P4.6/A7 P4.6/A7 P4.4 (I/O) P4.5 (I/O) P4.6 (I/O) P5. P4.6 (I/O) P4.6 (I/O) P4.6 (I/O) P4.6 (I/O) P4.6 (I/O) P5. P4.6 (I/O) P6. P4.6 (I/O) P6. P4.6 (I/O) P7. P4.6 (I/O) P7. P4.6 (I/O) P6. P4.6 (I/O) P7. P4.6 (I/O) P	P4.3/MCLK/RTCCLK/A10	3	N/A	0	1	0		
P4.4/HSMCLK/SVMHOUT/ A9 P4.4/HSMCLK/SVMHOUT/ A9 P4.5/A8 P4.5/A8 P4.5/A8 P4.6/A7 P4.6 (I/O) N/A DVSS P4.6/A7 P4.6 (I/O) N/A P4.6 (I/O) N/A DVSS P4.6 (I/O) R1.0; O: 1 0 0			RTCCLK	1		0		
P4.4/HSMCLK/SVMHOUT/ A9 A N/A			A10 ⁽³⁾	Х	1	1		
P4.4/HSMCLK/SVMHOUT/ A9 HSMCLK N/A SVMHOUT A9 ⁽³⁾ P4.5/A8 P4.5/A8 P4.5/A8 P4.6/A7 PA.6/A7 PSMHOUT A9 ⁽³⁾ P4.5 (I/O) N/A DVSS 1 P4.5 (I/O) N/A DVSS 1 P4.6 (I/O) N/A DVSS 1 P4.6 (I/O) N/A DVSS 1 P4.6 (I/O) N/A DVSS 1 DVSS 1 P4.6 (I/O) N/A DVSS 1 DVSS 1 P4.6 (I/O) N/A DVSS 1 DVSS DVSS DVS DV			P4.4 (I/O)	I: 0; O: 1	0	0		
P4.4/HSMCLK/SVMHOUT/ A9 P4.5/A8 P4.5/A8 P4.6/A7 P4.6/A7 PA.6/A7 PA.6/AF PA.6/BF PA.6/AF PA.6/			N/A	0				
A9	P4.4/HSMCLK/SVMHOUT/		HSMCLK	1	0	1		
P4.5/A8 P4.6/A7 P4.6/A7 P4.6/A7 P4.6/A7 P4.6/A7 P4.6/A7 P4.6/A7 P5.7/A P6.7/A P6.7/A P7.7/A P6.7/A P7.7/A P7.7	A9	4	N/A	0				
P4.5/A8 P4.5 (I/O) N/A DVSS 1 N/A DVSS 1 0 0			SVMHOUT	1	1	0		
P4.5/A8 5 N/A			A9 ⁽³⁾	Х	1	1		
P4.5/A8 5 DVSS			P4.5 (I/O)	I: 0; O: 1	0	0		
P4.5/A8 5 DVSS			N/A	0				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D4.5/40	_	DVSS	1	0	1		
P4.6/A7 DVSS	P4.5/A8	5	N/A	0	,			
P4.6/A7 P4.6 (I/O)			DVSS	1	1	0		
P4.6/A7 P4.6 (I/O)			A8 ⁽³⁾	X	1	1		
P4.6/A7 Reference of the part			P4.6 (I/O)	I: 0; O: 1	0			
P4.6/A7 6 DVSS					_			
P4.6/A7 N/A	D4.0/47				- 0	1		
DVSS 1 1 0	P4.6/A/	6						
					1	0		
			A7 ⁽³⁾	X	1	1		

⁽¹⁾ X = don't care

Not available on the 64-pin RGC package.

Setting P4SEL1.x and P4SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



表 6-70. Port P4 (P4.0 to P4.7) Pin Functions (continued)

PIN NAME (P4.x)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
	X		P4DIR.x	P4SEL1.x	P4SEL0.x	
		P4.7 (I/O)	I: 0; O: 1	0	0	
		N/A	0	0	1	
D4 7/40	_	DVSS	1			
P4.7/A6	'	N/A	0		0	
		DVSS	1		0	
		A6 ⁽³⁾	Х	1	1	

6.12.10 Port P5 (P5.0 to P5.5) Input/Output With Schmitt Trigger

图 6-9 shows the port diagram. 表 6-71 summarizes the selection of the pin functions.

表 6-71. Port P5 (P5.0 to P5.5) Pin Functions

DIN NAME (DE V)		FUNCTION	CONTRO	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P5.x)	х	FUNCTION	P5DIR.x	P5SEL1.x	P5SEL0.x		
		P5.0 (I/O)	I: 0; O: 1	0	0		
		N/A	0	0	1		
DE O/AE	0	DVSS	1	U	ı		
P5.0/A5	0	N/A	0	4	0		
		DVSS	1	1	0		
		A5 ⁽²⁾	Х	1	1		
		P5.1 (I/O)	I: 0; O: 1	0	0		
		N/A	0	- 0	4		
DE 4/8.4		DVSS	1	U	1		
P5.1/A4	1	N/A	0	4	0		
		DVSS	1	1	0		
		A4 ⁽²⁾	Х	1	1		
		P5.2 (I/O)	I: 0; O: 1	0	0		
		N/A	0	0	4		
DE 0/40		DVSS	1	0	1		
P5.2/A3	2	N/A	0	4			
		DVSS	1	1	0		
		A3 ⁽²⁾	Х	1	1		
		P5.3 (I/O)	I: 0; O: 1	0	0		
		N/A	0	- 0	4		
DE 0/40		DVSS	1		1		
P5.3/A2	3	N/A	0	4			
		DVSS	1	1	0		
		A2 ⁽²⁾	Х	1	1		
		P5.4 (I/O)	I: 0; O: 1	0	0		
		N/A	0	0	4		
DE 4/44		DVSS	1	0	1		
P5.4/A1	4	N/A	0	4			
		DVSS	1	1	0		
		A1 ⁽²⁾	Х	1	1		
		P5.5 (I/O)	I: 0; O: 1	0	0		
		N/A	0		,		
DE E/A0	_	DVSS	1	0	1		
P5.5/A0	5	N/A	0	1	0		
		DVSS	1				
		A0 ⁽²⁾	Х	1	1		

X = don't care Setting P5SEL1.x and P5SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



6.12.11 Port P6 (P6.0 and P6.1) Input/Output With Schmitt Trigger

图 6-9 shows the port diagram. 表 6-72 summarizes the selection of the pin functions.

表 6-72. Port P6 (P6.0 and P6.1) Pin Functions

DIN NAME (DC v)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P6.x)	X	FUNCTION	P6DIR.x	P6SEL1.x	P6SEL0.x	
		P6.0 (I/O)	I: 0; O: 1	0	0	
		N/A	0	0	1	
P6.0/A15 ⁽²⁾	0	DVSS	1	U	1	
F6.0/A15	0	N/A	0	4	0	
		DVSS	1			
		A15 ⁽³⁾	X	1	1	
		P6.1 (I/O)	I: 0; O: 1	0	0	
		N/A	0	0	4	
P6.1/A14 ⁽²⁾	1	DVSS	1	U	'	
P6.1/A14~/	1	N/A	0		0	
		DVSS	1		0	
		A14 ⁽³⁾	Х	1	1	

X = don't care

Not available on the 64-pin RGC package.

Setting P6SEL1.x and P6SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

www.ti.com.cn

6.12.12 Port P8 (P8.2 to P8.7) Input/Output With Schmitt Trigger

图 6-9 shows the port diagram. 表 6-73 summarizes the selection of the pin functions.

表 6-73. Port P8 (P8.2 to P8.7) Pin Functions

DIN NAME (DO)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P8.x)	X		P8DIR.x	P8SEL1.x	P8SEL0.x	
		P8.2 (I/O)	I: 0; O: 1	0	0	
P8.2/TA3.2/A23 ⁽²⁾		TA3.CCI2A	0	0	1	
	2	TA3.2	1	0	'	
F0.2/1A3.2/A23\		N/A	0	4	0	
		DVSS	1	1	U	
		A23 ⁽³⁾	X	1	1	
		P8.3 (I/O)	I: 0; O: 1	0	0	
		TA3CLK	0	0	4	
P8.3/TA3CLK/A22 ⁽²⁾	3	DVSS	1	0	1	
P6.3/TA3CLN/A22*/	3	N/A	0		0	
		DVSS	1	1	0	
		A22 ⁽³⁾	Х	1	1	
		P8.4 (I/O)	I: 0; O: 1	0	0	
		N/A	0	0	1	
P8.4/A21 ⁽²⁾	4	DVSS	1	0	l l	
P8.4/A21\-	4	N/A	0	1	0	
		DVSS	1	1	U	
		A21 ⁽³⁾	Х	1	1	
		P8.5 (I/O)	I: 0; O: 1	0	0	
		N/A	0	0	1	
P8.5/A20 ⁽²⁾	5	DVSS	1	0	1	
P6.5/A2U\ /	5	N/A	0	1	0	
		DVSS	1	'	0	
		A20 ⁽³⁾	Х	1	1	
		P8.6 (I/O)	I: 0; O: 1	0	0	
		N/A	0	0	1	
P8.6/A19 ⁽²⁾	6	DVSS	1	0	l l	
P6.6/A19 ⁽⁻⁾	0	N/A	0	1	0	
		DVSS	1	'	0	
		A19 ⁽³⁾	Х	1	1	
		P8.7 (I/O)	I: 0; O: 1	0	0	
		N/A	0	0	4	
P8.7/A18 ⁽²⁾	7	DVSS	1	0	1	
ro.1/A18\-/		N/A	0	1	0	
		DVSS	1			
		A18 ⁽³⁾	Х	1	1	

X = don't care

156

Not available on 80ZXH and 64RGC packages.
Setting P8SEL1.x and P8SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.



6.12.13 Port P9 (P9.0 and P9.1) Input/Output With Schmitt Trigger

图 6-9 shows the port diagram. 表 6-74 summarizes the selection of the pin functions.

表 6-74. Port P9 (P9.0 and P9.1) Pin Functions

DIN NAME (DO v)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P9.x)	х	FUNCTION	P9DIR.x	P9SEL1.x	P9SEL0.x	
		P9.0 (I/O)	I: 0; O: 1	0	0	
		N/A	0	0	1	
P9.0/A17 ⁽²⁾	0	DVSS	1	U	1	
F9.0/A17	0	N/A	0	4	0	
		DVSS	1		U	
		A17 ⁽³⁾	X	1	1	
		P9.1 (I/O)	I: 0; O: 1	0	0	
		N/A	0	0	1	
P9.1/A16 ⁽²⁾	1	DVSS	1	U	'	
P9.1/A16 ~	'	N/A	0		0	
		DVSS	1		0	
		A16 ⁽³⁾	Х	1	1	

X = don't care

Not available on 80ZXH and 64RGC packages.
Setting P9SEL1.x and P9SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

6.12.14 Port P5 (P5.6 and P5.7) Input/Output With Schmitt Trigger

图 6-10 shows the port diagram. 表 6-75 summarizes the selection of the pin functions.




图 6-10. Py.x/Mod/VREF/VeREF/Cp.q Pin Diagram



表 6-75. Port P5 (P5.6 and P5.7) Pin Functions

DIN NAME (DE v)	.,	FUNCTION	CONTR	OL BITS OR SI	GNALS ⁽¹⁾
PIN NAME (P5.x)	Х	FUNCTION	P5DIR.x	P5SEL1.x	P5SEL0.x
		P5.6 (I/O)	I: 0; O: 1	0	0
		TA2.CCI1A	0	0	4
P5.6/TA2.1/VREF+/VeREF+/	6	TA2.1	1	U	ı
C1.7	О	N/A	0	1	0
		DVSS	1		U
		VREF+, VeREF+, C1.7 ⁽²⁾⁽³⁾	Х	1	1
		P5.7 (I/O)	I: 0; O: 1	0	0
		TA2.CCI2A	0	0	4
P5.7/TA2.2/VREF-/VeREF- /C1.6	7	TA2.2	1	0	ı
	′	N/A	0	4	0
		DVSS	1	1	0
		VREF-, VeREF-, C1.6 ⁽²⁾⁽³⁾	Х	1	1


⁽¹⁾ X = don't care

 ⁽²⁾ Setting P5SEL1.x and P5SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.
 (3) Setting the CEPD.q bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents

⁽³⁾ Setting the CEPD.q bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the C1.q input pin to the comparator multiplexer with the CEIPSEL or CEIMSEL bits automatically disables the output driver and input buffer for that pin, regardless of the state of the associated CEPD.q bit.

6.12.15 Port P6 (P6.2 to P6.5) Input/Output With Schmitt Trigger

图 6-11 shows the port diagram. 表 6-76 summarizes the selection of the pin functions.



Functional representation only.

图 6-11. Py.x/USCI/Cp.q Pin Diagram



表 6-76. Port P6 (P6.2 to P6.5) Pin Functions

DIN NAME (DC)		FUNCTION	CONTR	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P6.x)	Х	FUNCTION	P6DIR.x	P6SEL1.x	P6SEL0.x		
		P6.2 (I/O)	I: 0; O: 1	0	0		
		UCB1STE	X ⁽³⁾	0	1		
P6.2/UCB1STE/C1.5 ⁽²⁾	2	N/A	0	1	0		
		DVSS	1	1	0		
		C1.5 ⁽⁴⁾⁽⁵⁾	X	1	1		
		P6.3 (I/O)	I: 0; O: 1	0	0		
		UCB1CLK	X ⁽³⁾	0	1		
P6.3/UCB1CLK/C1.4 ⁽²⁾	3	N/A	0	4	0		
		DVSS	1	1	U		
		C1.4 ⁽⁴⁾⁽⁵⁾	Х	1	1		
		P6.4 (I/O)	I: 0; O: 1	0	0		
		UCB1SIMO/UCB1SDA	X ⁽³⁾	0	1		
P6.4/UCB1SIMO/UCB1SDA/C1	4	N/A	0		0		
.0		DVSS	1	1	0		
		C1.3 ⁽⁴⁾⁽⁵⁾	X	1	1		
		P6.5 (I/O)	I: 0; O: 1	0	0		
		UCB1SOMI/UCB1SCL	X ⁽³⁾	0	1		
P6.5/UCB1SOMI/UCB1SCL/C1. 2 ⁽²⁾	5	N/A	0	4	0		
~		DVSS	1	1	0		
		C1.2 ⁽⁴⁾⁽⁵⁾	X	1	1		

X = don't care

Not available on the 64-pin RGC package.

Direction controlled by eUSCI_B1 module.

Setting P6SEL1.x and P6SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when

applying analog signals.

Setting the CEPD.q bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the C1.q input pin to the comparator multiplexer with the CEIPSEL or CEIMSEL bits automatically disables the output driver and input buffer for that pin, regardless of the state of the associated CEPD.q bit.

图 6-12 shows the port diagram. 表 6-77 summarizes the selection of the pin functions.

6.12.16 Port P6 (P6.6 and P6.7) Input/Output With Schmitt Trigger




图 6-12. Py.x/Mod/USCI/Cp.q Pin Diagram



表 6-77. Port P6 (P6.6 and P6.7) Pin Functions

DIN NAME (DC v)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P6.x)	Х	FUNCTION	P6DIR.x	P6SEL1.x	P6SEL0.x	
		P6.6 (I/O)	I: 0; O: 1	0	0	
		TA2.CCI3A	0	0	4	
P6.6/TA2.3/UCB3SIMO/UCB 3SDA/C1.1	6	TA2.3	1	U	'	
		UCB3SIMO/UCB3SDA	X ⁽²⁾	1	0	
		C1.1 ⁽³⁾⁽⁴⁾	X	1	1	
		P6.7 (I/O)	I: 0; O: 1	0	0	
		TA2.CCI4A	0	0	4	
P6.7/TA2.4/UCB3SOMI/UCB 3SCL/C1.0	7	TA2.4	1	U	I	
		UCB3SOMI/UCB3SCL	X ⁽²⁾	1	0	
		C1.0 ⁽³⁾⁽⁴⁾	Х	1	1	

⁽¹⁾ X = don't care

⁽²⁾ Direction controlled by eUSCI_B3 module.

 ⁽³⁾ Setting P6SEL1.x and P6SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.
 (4) Setting the CEPD.q bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents

⁽⁴⁾ Setting the CEPD.q bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the C1.q input pin to the comparator multiplexer with the CEIPSEL or CEIMSEL bits automatically disables the output driver and input buffer for that pin, regardless of the state of the associated CEPD.q bit.

www.ti.com.cn

6.12.17 Port P8 (P8.0 and P8.1) Input/Output With Schmitt Trigger

图 6-13 shows the port diagram. 表 6-78 summarizes the selection of the pin functions.




图 6-13. Py.x/USCI/Mod/Cp.q Pin Diagram



表 6-78. Port P8 (P8.0 and P8.1) Pin Functions

DIN NAME (DO v)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P8.x)	Х	FUNCTION	P8DIR.x	P8SEL1.x	P8SEL0.x	
		P8.0 (I/O)	I: 0; O: 1	0	0	
		UCB3STE	X ⁽²⁾	0	1	
P8.0/UCB3STE/TA1.0/C0.1	0	TA1.CCI0A	0	1	0	
		TA1.0	1	l	U	
		C0.1 ⁽³⁾⁽⁴⁾	X	1	1	
		P8.1 (I/O)	I: 0; O: 1	0	0	
		UCB3CLK	X ⁽²⁾	0	1	
P8.1/UCB3CLK/TA2.0/C0.0	1	TA2.CCI0A	0	4	0	
		TA2.0	1		0	
		C0.0 ⁽³⁾⁽⁴⁾	Х	1	1	

⁽¹⁾ X = don't care

⁽²⁾ Direction controlled by eUSCI_B3 module.

 ⁽³⁾ Setting P8SEL1.x and P8SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.
 (4) Setting the CEPD.q bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents

⁽⁴⁾ Setting the CEPD.q bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the C0.q input pin to the comparator multiplexer with the CEIPSEL or CEIMSEL bits automatically disables the output driver and input buffer for that pin, regardless of the state of the associated CEPD.q bit.

www.ti.com.cn

6.12.18 Port P10 (P10.4 and P10.5) Input/Output With Schmitt Trigger

图 6-14 shows the port diagram. 表 6-79 summarizes the selection of the pin functions.




图 6-14. Py.x/Mod/Cp.q Pin Diagram



表 6-79. Port P10 (P10.4 and P10.5) Pin Functions

DIN NAME (D40 v)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P10.x)	X	FUNCTION	P10DIR.x	P10SEL1.x	P10SEL0.x	
		P10.4 (I/O)	I: 0; O: 1	0	0	
		TA3.CCI0A	0	0	4	
P10.4/TA3.0/C0.7 ⁽²⁾	4	TA3.0	1	0	1	
P10.4/1A3.0/C0.7(=)	4	N/A	0	4	0	
		DVSS	1	l		
		C0.7 ⁽³⁾⁽⁴⁾	Х	1	1	
		P10.5 (I/O)	I: 0; O: 1	0	0	
		TA3.CCI1A	0	0	4	
P10.5/TA3.1/C0.6 ⁽²⁾	_	TA3.1	1	U	1	
	5	N/A	0	4	0	
		DVSS	1		U	
		C0.6 ⁽³⁾⁽⁴⁾	Х	1	1	

X = don't care

Not available on 80ZXH and 64RGC packages.

Setting P10SEL1.x and P10SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

Setting the CEPD.q bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the C0.q input pin to the comparator multiplexer with the CEIPSEL or CEIMSEL bits automatically disables the output driver and input buffer for that pin, regardless of the state of the associated CEPD.q bit.

6.12.19 Port P7 (P7.4 to P7.7) Input/Output With Schmitt Trigger

图 6-15 shows the port diagram. 表 6-80 summarizes the selection of the pin functions.




图 6-15. Py.x/Mod/Cp.q Pin Diagram

168



表 6-80. Port P7 (P7.4 to P7.7) Pin Functions

DINI NIAME (DZ)		FUNCTION	CONTROL		ROL BITS OR SIGNALS ⁽¹⁾		
PIN NAME (P7.x)	X	FUNCTION	P7DIR.x	P7SEL1.x	P7SEL0.x	P7MAPx	
		P7.4 (I/O)	I: 0; O: 1	0	0	Х	
		TA1.CCI4A	0	0	4	de Cendo	
DZ 4/DM TA4 4/CO 5(2)	4	TA1.4	1	0	1	default	
P7.4/PM_TA1.4/C0.5 ⁽²⁾	4	N/A	0	4	0	V	
		DVSS	1	1	U	Х	
		C0.5 ⁽³⁾⁽⁴⁾	X	1	1	Х	
		P7.5 (I/O)	I: 0; O: 1	0	0	Х	
		TA1.CCI3A	0	0	1	default	
D7 5/DM TA4 2/C0 4(2)	_	TA1.3	1	0		delault	
P7.5/PM_TA1.3/C0.4 ⁽²⁾	5	N/A	0	1	0	Х	
		DVSS	1	1		^	
		C0.4 ⁽³⁾⁽⁴⁾	X	1	1	Х	
		P7.6 (I/O)	I: 0; O: 1	0	0	Х	
		TA1.CCI2A	0	0	4	-1-6	
D7 6/DM TA4 2/C0 2(2)	6	TA1.2	1	0	1	default	
P7.6/PM_TA1.2/C0.3 ⁽²⁾	ь	N/A	0	4	0	V	
		DVSS	1	1	0	Х	
		C0.3 ⁽³⁾⁽⁴⁾	Х	1	1	Х	
		P7.7 (I/O)	I: 0; O: 1	0	0	Х	
		TA1.CCI1A	0	0	4	dofoult	
DZ Z/DM TA4 4/00 0(2)	_	TA1.1	1	0	1	default	
P7.7/PM_TA1.1/C0.2 ⁽²⁾	7	N/A	0	4	0	V	
		DVSS	1	1	0	Х	
		C0.2 ⁽³⁾⁽⁴⁾	Х	1	1	Х	

⁽¹⁾ X = don't care


⁽²⁾ Not available on the 64-pin RGC package.

⁽³⁾ Setting P7SEL1.x and P7SEL0.x disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

⁽⁴⁾ Setting the CEPD.q bit of the comparator disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the C0.q input pin to the comparator multiplexer with the CEIPSEL or CEIMSEL bits automatically disables the output driver and input buffer for that pin, regardless of the state of the associated CEPD.q bit.

6.12.20 Port PJ (PJ.0 and PJ.1) Input/Output With Schmitt Trigger

图 6-16 and 图 6-17 show the port diagram. 表 6-81 summarizes the selection of the pin functions.



Functional representation only.

图 6-16. Port PJ (PJ.0) Diagram

170






图 6-17. Port PJ (PJ.1) Diagram



表 6-81. Port PJ (PJ.0 and PJ.1) Pin Functions

			CONTROL BITS OR SIGNALS (1)							
PIN NAME (PJ.x)	x	FUNCTION	PJDIR.x	PJSEL1.1	PJSEL0.1	PJSEL1.0	PJSEL0.0	LFXT BYPASS		
		PJ.0 (I/O)	I: 0; O: 1	Х	Х	0	0	Χ		
		N/A	0	X	X	1	Х	Х		
PJ.0/LFXIN	0	DVSS	1	^	^	ı	٨	^		
		LFXIN crystal mode (2)	Х	Χ	Χ	0	1	0		
		LFXIN bypass mode (2)	Х	Χ	Χ	0	1	1		
		PJ.1 (I/O)				0	0	0		
			I: 0; O: 1	I: 0; O: 1	I: 0; O: 1	0	0	1	Х	U
						Х	Χ	1 ⁽³⁾		
		N/A	0 see ⁽⁴⁾		see ⁽⁴⁾ see ⁽⁴⁾	0	0	0		
PJ.1/LFXOUT	1			see (4)		1	Χ	U		
PJ. I/LFXOUT	'					Х	Х	1 ⁽³⁾		
						0	0)		
		DVSS	1 see ⁽⁴⁾ see ⁽⁴⁾	see ⁽⁴⁾	1	Х	0			
						Х	Х	1 ⁽³⁾		
		LFXOUT crystal mode (2)	Х	Х	Х	0	1	0		

X = don't care

Setting PJSEL1.0 = 0 and PJSEL0.0 = 1 causes the general-purpose I/O to be disabled. When LFXTBYPASS = 0, PJ.0 and PJ.1 are configured for crystal operation and PJSEL1.1 and PJSEL0.1 are do not care. When LFXTBYPASS = 1, PJ.0 is configured for bypass operation and PJ.1 is configured as general-purpose I/O.

When PJ.0 is configured in bypass mode, PJ.1 is configured as general-purpose I/O.
With PJSEL0.1 = 1 or PJSEL1.1 =1 the general-purpose I/O functionality is disabled. No input function is available. When configured as output, the pin is actively pulled to zero.



6.12.21 Port PJ (PJ.2 and PJ.3) Input/Output With Schmitt Trigger

图 6-18 and 图 6-19 show the port diagrams. 表 6-82 summarizes the selection of the pin functions.




图 6-18. Port PJ (PJ.2) Diagram




图 6-19. Port PJ (PJ.3) Diagram



表 6-82. Port PJ (PJ.2 and PJ.3) Pin Functions

			CONTROL BITS OR SIGNALS (1)									
PIN NAME (PJ.x)	x	FUNCTION	PJDIR.x	PJSEL1.2	PJSEL0.2	PJSEL1.3	PJSEL0.3	HFXT BYPASS				
		PJ.3 (I/O)	I: 0; O: 1	Х	Х	0	0	Х				
		N/A	0	X	X	1	Х	Х				
PJ.3/HFXIN	3	DVSS	1	^	^	'	٨	^				
		HFXIN crystal mode (2)	Χ	X	Χ	0	1	0				
		HFXIN bypass mode (2)	Χ	X	Χ	0	1	1				
		PJ.2 (I/O)				0	0	0				
			I: 0; O: 1	I: 0; O: 1	I: 0; O: 1	I: 0; O: 1	I: 0; O: 1	0	0	1	Χ	U
						Х	Χ	1 ⁽³⁾				
		N/A	0		see ⁽⁴⁾ see ⁽⁴⁾	0	0	0				
PJ.2/HFXOUT	2			see (4)		1	Χ	U				
PJ.2/HFXOUT	2					Х	Х	1 ⁽³⁾				
						0	0					
		DVSS	1	see ⁽⁴⁾	see ⁽⁴⁾	1	Χ	0				
						Х	Х	1 ⁽³⁾				
		HFXOUT crystal mode (2)	Х	Х	Х	0	1	0				

X = don't care

Setting PJSEL1.3 = 0 and PJSEL0.3 = 1 causes the general-purpose I/O to be disabled. When HFXTBYPASS = 0, PJ.2 and PJ.3 are configured for crystal operation and PJSEL1.2 and PJSEL0.2 are do not care. When HFXTBYPASS = 1, PJ.3 is configured for bypass operation and PJ.2 is configured as general-purpose I/O.

When PJ.3 is configured in bypass mode, PJ.2 is configured as general-purpose I/O.
With PJSEL0.2 = 1 or PJSEL1.2 =1 the general-purpose I/O functionality is disabled. No input function is available. When configured as output, the pin is actively pulled to zero.

6.12.22 Port PJ (PJ.4 and PJ.5) Input/Output With Schmitt Trigger

表 6-83 summarizes the selection of the pin functions.

表 6-83. Port PJ (PJ.4 to PJ.5) Pin Functions

PIN NAME (PJ.x)		FUNCTION	CONTRO	SWJ MODE OF		
PIN NAME (PJ.X)	х	FONCTION	PJDIR.x	PJSEL1.x	PJSEL0.x	OPERATION (1)
		PJ.4 (I/O)	I: 0; O: 1	0	0	X
PJ.4/TDI ⁽²⁾	4	TDI	V	0	4	JTAG (4 wire)
PJ.4/1DI (=/	4	DVcc	X	U	'	SWD (2 wire)
		DVcc	Х	1	Х	X
		PJ.5 (I/O)	I: 0; O: 1	0	0	X
PJ.5/TDO/SWO (3)	5	TDO	X	0	4	JTAG (4 wire)
	Э	SWO	^	0	l	SWD (2 wire)
		Hi-Z	Х	1	Χ	X

⁽¹⁾ X indicates that the value of the control signal or mode of operation has no effect on the functionality.

6.12.23 Ports SWCLKTCK and SWDIOTMS With Schmitt Trigger

表 6-84 summarizes the selection of the pin functions.

表 6-84. Ports SWCLKTCK and SWDIOTMS Pin Functions

PIN NAME	FUNCTION	SWJ MODE OF OPERATION	
SWCLKTCK (1)	TCK (input)	JTAG (4 wire)	
SWELKICK	SWCLK (input)	SWD (2 wire)	
SWDIOTMS (2)	TMS (input)	JTAG (4 wire)	
SWDIOTMS (=)	SWDIO (I/O)	SWD (2 wire)	

⁽¹⁾ This pin is internally pulled to DV_{SS}.

²⁾ This pin is internally pulled up if PJSEL0.x is 1.

⁽³⁾ When used in debug configuration, this pin must be pulled to ground through an external pulldown resistor.

⁽²⁾ This pin is internal pulled to DV_{CC}.



6.13 Device Descriptors (TLV)

表 6-86 lists the contents of the device descriptor tag-length-value (TLV) structure for MSP432P401xx devices. 表 6-85 summarizes the Device IDs of the corresponding MSP432P401xx devices.

表 6-85. Device IDs

DEVICE	DEVICE ID
MSP432P401RIPZ	0000A000h
MSP432P401MIPZ	0000A001h
MSP432P401RIZXH	0000A002h
MSP432P401MIZXH	0000A003h
MSP432P401RIRGC	0000A004h
MSP432P401MIRGC	0000A005h

表 6-86. Device Descriptor Table⁽¹⁾

	DESCRIPTION	ADDRESS	VALUE
	TLV checksum	00201000h	per unit
	Device Info Tag	00201004h	0000000Bh
	Device Info Length	00201008h	0000004h
lafa Dia di	Device ID	0020100Ch	See 表 6-85
Info Block	Hardware Revision	00201010h	per unit
	Boot-code Revision	00201014h	per unit
	ROM Driver Library Revision	00201018h	per unit
	Die Record Tag	0020101Ch	000000Ch
	Die Record Length	00201020h	0000008h
	Die X Position	00201024h	per unit
	Die Y Position	00201028h	per unit
5: 5	Wafer ID	0020102Ch	per unit
Die Record	Lot ID	00201030h	per unit
	Reserved	00201034h	per unit
	Reserved	00201038h	per unit
	Reserved	0020103Ch	per unit
	Test Results	00201040h	per unit
	Clock System Calibration Tag	00201044h	0000003h
	Clock System Calibration Length	00201048h	0000010h
	DCO IR mode: Frequency calibration for DCORSEL 0 to 4	0020104Ch	per unit
	DCO IR mode: Frequency calibration for DCORSEL 5	00201050h	per unit
	Reserved	00201054h	not defined
	Reserved	00201058h	not defined
	Reserved	0020105Ch	not defined
	Reserved	00201060h	not defined
Clock System	DCO IR mode: DCO Constant (K) for DCORSEL 0 to 4	00201064h	per unit
Calibration	DCO IR mode: DCO Constant (K) for DCORSEL 5	00201068h	per unit
	DCO ER mode: Frequency calibration for DCORSEL 0 to 4	0020106Ch	per unit
	DCO ER mode: Frequency calibration for DCORSEL 5	00201070h	per unit
	Reserved	00201074h	not defined
	Reserved	00201078h	not defined
	Reserved	0020107Ch	not defined
	Reserved	00201080h	not defined
	DCO ER mode: DCO Constant (K) for DCORSEL 0 to 4	00201084h	per unit
	DCO ER mode: DCO Constant (K) for DCORSEL 5	00201088h	per unit

⁽¹⁾ per unit = Content can differ from device to device.



表 6-86. Device Descriptor Table⁽¹⁾ (continued)

	DESCRIPTION	ADDRESS	VALUE
	ADC14 Calibration Tag	0020108Ch	0000005h
	ADC14 Calibration Length	00201090h	0000018h
	ADC Gain Factor ⁽²⁾	00201094h	per unit
	Reserved	00201098h	FFFFFFFh
	Reserved	0020109Ch	FFFFFFFh
	Reserved	002010A0h	FFFFFFFh
	Reserved	002010A4h	FFFFFFFh
	Reserved	002010A8h	FFFFFFFh
	Reserved	002010ACh	FFFFFFFh
	Reserved	002010B0h	FFFFFFFh
	Reserved	002010B4h	FFFFFFFh
	Reserved	002010B8h	FFFFFFFh
	Reserved	002010BCh	FFFFFFFh
ADC14 Calibration	Reserved	002010C0h	FFFFFFFh
	Reserved	002010C4h	FFFFFFFh
	Reserved	002010C8h	FFFFFFFh
	Reserved	002010CCh	FFFFFFFh
	Reserved	002010D0h	FFFFFFFh
	Reserved	002010D4h	FFFFFFFh
	ADC Offset ⁽³⁾	002010D8h	per unit
	ADC 1.2V Reference Temp. Sensor 30°C	002010DCh	per unit
	ADC 1.2V Reference Temp. Sensor 85°C	002010E0h	per unit
	ADC 1.45V Reference Temp. Sensor 30°C	002010E4h	per unit
	ADC 1.45V Reference Temp. Sensor 85°C	002010E8h	per unit
	ADC 2.5V Reference Temp. Sensor 30°C	002010ECh	per unit
	ADC 2.5V Reference Temp. Sensor 85°C	002010F0h	per unit
	REF Calibration Tag	002010F4h	0000008h
	REF Calibration Length	002010F8h	0000003h
REF Calibration	REF 1.2V Reference	002010FCh	per unit
	REF 1.45V Reference	00201100h	per unit
	REF 2.5V Reference	00201104h	per unit
	Flash Info Tag	00201108h	0000004h
	Flash Info Length	0020110Ch	0000002h
Flash Info	Flash Maximum Programming Pulses	00201110h	0000005h
	Flash Maximum Erase Pulses	00201114h	0000014Eh
	128-bit Random Number Tag	00201118h	000000Dh
	Random Number Length	0020111Ch	0000004h
D 1		00201120h	per unit
Random Number	400 hit Dan days Nigerhan (4)	00201124h	per unit
	128-bit Random Number ⁽⁴⁾	00201128h	per unit
		0020112Ch	per unit
	BSL Configuration Tag	00201130h	000000Fh
	BSL Configuration Length	00201134h	0000004h
DOI 6 # **	BSL Peripheral Interface Selection	00201138h	FFC2D0C0h
BSL Configuration	BSL Port Interface Configuration for UART	0020113Ch	FCFFFDA0h
	BSL Port Interface Configuration for SPI	00201140h	F0FF9770h
	BSL Port Interface Configuration for I2C	00201144h	FCFFFF72h

⁽²⁾ ADC Gain: The gain correction factor is measured at room temperature using a 2.5-V external voltage reference without internal buffer (ADC14VRSEL = Eh). Other settings (for example, using internal reference) can result in different correction factors.

⁽³⁾ ADC Offset: The offset correction factor is measured at room temperature using ADC14VRSEL= Eh (V_{R+} = 2.5 V external reference, V_{R-} = on-board ground).

^{4) 128-}Bit Random Number: The random number is generated during production test using the CryptGenRandom() function from Microsoft®.





表 6-86. Device Descriptor Table⁽¹⁾ (continued)

	DESCRIPTION	ADDRESS	VALUE
TLV End	TLV End Word	00201148h	0BD0E11Dh
	Reserved	0020114Ch-00201FFFh	FFFFFFFh

6.14 Identification

6.14.1 ARM Cortex-M4F ROM Table-Based Part Number

MSP432P4xx family of devices incorporate a part number for the device in addition to the device IDs specified in the device descriptors (TLV) for the IDEs to recognize the device. This section describes how this information is organized on the device.

IEEE 1149.1 standard defines the use of a IDCODE register in the JTAG chain which should provide the fields as mentioned in Table 6-87

Bit Position Field Description 31 - 28Version 27-12 Part Number of the device 11-1 Manufacturer Identity 0 Reserved (Always tied to 1)

Table 6-87. Structure of Device Identification Code

On MSP432P4xx devices all the fields in Table 6-87 are implemented on the Cortex-M4 ROM table. The part number can be read by the IDE tools (TI internal or third party) to determine the device that it is working with.

Figure 6-20 shows the Peripheral ID register bit descriptions as per the Cortex-M4 specifications.




Figure 6-20. Cortex-M4 Peripheral ID Register Description

Refer to the ARM Debug Interface V5 Architecture Specification for bit-level details on the Cortex-M4 Peripheral ID registers.

From the figure it is evident that a one to one mapping is not possible for the following fields from Table 6-

- 1. Version: IEEE 1149.1 defines a 4-bit field where as the Coresight compliant PID registers have 4 bits each for Revision (Major revision) and RevAnd (Minor revision)
- 2. Part Number: IEEE 1149.1 defines a 16-bit entity. However, the PID registers in the ROM table have only 12 bits reserved for this purpose (Part number in the PID1 and PID0 registers).

For the MSP432P4xx family, the Revision and RevAnd fields are used for tracking the major and minor revisions. Also the Customer modified (4-bit) field is used for extending the Part number to 16 bits, thereby accommodating all the fields needed by IEEE 1149.1 into the ROM table.

The ROM table with IEEE 1149.1 complaint device IDCODE for MSP432P401xx device example is 0000-1011-1001-1010-1111-0000-0010-1111 and is populated as shown in Figure 6-21.




Figure 6-21. Example of ROM PID Entries for MSP432P401xx Device

7 Applications, Implementation, and Layout

注

Information in the following Applications section is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

7.1 Device Connection and Layout Fundamentals

This section discusses the recommended guidelines when designing with the MSP432 microcontrollers. These guidelines are to make sure that the device has proper connections for powering, programming, debugging, and optimum analog performance.

7.1.1 Power Supply Decoupling and Bulk Capacitors

TI recommends connecting a combination of a 4.7-µF plus a 100-nF low-ESR ceramic decoupling capacitor to each AVCC and DVCC pin (see ₹ 7-1). Higher-value capacitors may be used but can impact supply rail ramp-up time. Decoupling capacitors must be placed as close as possible to the pins that they decouple (within a few millimeters). Additionally, TI recommends separated grounds with a single-point connection for better noise isolation from digital-to-analog circuits on the board and for high analog accuracy.




图 7-1. Power Supply Decoupling

7.1.2 External Oscillator

The device supports a low-frequency crystal (32.768 kHz) on the LFXT pins and a high-frequency crystal on the HFXT pins. External bypass capacitors for the crystal oscillator pins are required.

It is also possible to apply digital clock signals to the LFXIN and HFXIN input pins that meet the specifications of the respective oscillator if the appropriate LFXTBYPASS or HFXTBYPASS mode is selected. In this case, the associated LFXOUT and HFXOUT pins can be used for other purposes.

▼ 7-2 shows a typical connection diagram.




图 7-2. Typical Crystal Connection

See MSP430 32-kHz Crystal Oscillators for more information on selecting, testing, and designing a crystal oscillator with the MSP432 devices.

7.1.3 General Layout Recommendations

- Proper grounding and short traces for external crystal to reduce parasitic capacitance. See MSP430 32-kHz Crystal Oscillators for recommended layout guidelines.
- Proper bypass capacitors on DVCC, AVCC, and reference pins if used.
- Avoid routing any high-frequency signal close to an analog signal line. For example, keep digital switching signals such as PWM or JTAG signals away from the oscillator circuit.
- See *Circuit Board Layout Techniques* for a detailed discussion of printed-circuit-board (PCB) layout considerations. This document is written primarily about op amps, but the guidelines are generally applicable for all mixed-signal applications.
- Proper ESD level protection should be considered to protect the device from unintended high-voltage electrostatic discharge. See MSP430 System-Level ESD Considerations for guidelines.

7.1.4 Do's and Don'ts

TI recommends powering AVCC and DVCC pins from the same source. At a minimum, during power up, power down, and device operation, the voltage difference between AVCC and DVCC must not exceed the limits specified in *Absolute Maximum Ratings*. Exceeding the specified limits may cause malfunction of the device.

7.2 Peripheral and Interface-Specific Design Information

7.2.1 ADC14 Peripheral

7.2.1.1 Partial Schematic

₹ 7-3 shows a partial schematic of the ADC14 external connections.




图 7-3. ADC14 Grounding and Noise Considerations

7.2.1.2 Design Requirements

As with any high-resolution ADC, appropriate PCB layout and grounding techniques should be followed to eliminate ground loops, unwanted parasitic effects, and noise.

Ground loops are formed when return current from the ADC flows through paths that are common with other analog or digital circuitry. If care is not taken, this current can generate small unwanted offset voltages that can add to or subtract from the reference or input voltages of the ADC. The general guidelines in \dagger 7.1.1 combined with the connections shown in \dagger 7.2.1.1 prevent this.

In addition to grounding, ripple and noise spikes on the power-supply lines that are caused by digital switching or switching power supplies can corrupt the conversion result. A noise-free design using separate analog and digital ground planes with a single-point connection is recommend to achieve high accuracy.

图 7-3 shows the recommended decoupling circuit when an external voltage reference is used.

The reference voltage must be a stable voltage for accurate measurements. The capacitor values that are selected in the general guidelines filter out the high- and low-frequency ripple before the reference voltage enters the device. In this case, the 5-µF capacitor is used to buffer the reference pin and filter any low-frequency ripple. A 50-nF bypass capacitor is used to filter out any high-frequency noise.

7.2.1.3 Layout Guidelines

Component that are shown in the partial schematic (see \$\mathbb{R}\$ 7-3) should be placed as close as possible to the respective device pins. Avoid long traces, because they add additional parasitic capacitance, inductance, and resistance on the signal.

Avoid routing analog input signals close to a high-frequency pin (for example, a high-frequency PWM), because the high-frequency switching can be coupled into the analog signal.

If differential mode is used for the ADC14, the analog differential input signals must be routed closely together to minimize the effect of noise on the resulting signal.

提交文档反馈意见 产品主页链接: MSP432P401R MSP432P401M



8 器件和文档支持

8.1 入门和下一步

有关 MSP432 系列微控制器以及开发协助工具和库的更多信息,请访问 MSP432P4x 使用入门。

8.2 器件和开发工具命名规则

为了指出产品开发周期所处的阶段,TI 为所有 MSP432 MCU 器件和支持工具的产品型号分配了前缀。每个 MSP432 MCU 商用系列产品成员都具有以下三个前缀中的一个: MSP、PMS 或 XMS(例如 MSP432P401R)。德州仪器 (TI) 建议为其支持的工具使用三个可能前缀指示符中的两个: MSP 和 MSPX。这些前缀代表了产品从工程原型机(其中 XMS 针对器件,而 MSPX 针对工具)直到完全合格的生产器件和工具(其中 MSP 针对器件,而 MSP 针对工具)的产品开发进化阶段。

器件开发进化流程:

XMS - 试验器件不一定代表最终器件的电气技术规格

PMS - 最终的芯片模型符合器件的电气技术规格,但是未经完整的质量和可靠性验证

MSP - 完全合格的生产器件

支持工具开发进化流程:

MSPX - 还未经德州仪器 (TI) 完整内部质量测试的开发支持产品。

MSP - 完全合格的开发支持产品

XMS 和 PMS 器件和 MSPX 开发支持工具在供货时附带如下免责条款:


"开发的产品用于内部评估用途。"

MSP 器件和 MSP 开发支持工具已进行完全特性描述,并且器件的质量和可靠性已经完全论证。TI 的标准保修证书适用。

预测显示原型器件(XMS 和 PMS)的故障率大于标准生产器件。由于它们的预计的最终使用故障率仍未定义,德州仪器 (TI) 建议不要将这些器件用于任何生产系统。只有合格的生产器件将被使用。

TI 器件的命名规则也包括一个带有器件系列名称的后缀。这个后缀包括封装类型(例如,PZP)和温度范围(如,T)。图 8-1 提供了读取任一系列产品成员完整器件名称的图例。





Processor Family	MSP = Mixed-Signal Processor XMS = Experimental Silicon							
Platform	432 = TI's 32-Bit Low-Power Microcontroller Platform							
Series	P = Performance and Low-Power Series							
Feature Set	First Digit 4 = Flash-based devices up to 48 MHz	Second Digit 0 = General Purpose	Third Digit 1 = ADC14	Fourth Digit R = 256KB of Flash 64KB of SRAM M = 128KB of Flash 32KB of SRAM				
Optional: Temperature Range	S = 0°C to 50°C I = -40°C to 85°C T = -40°C to 105°C							
Packaging	http://www.ti.com/packaging							
Optional: Distribution Format	T = Small Reel R = Large Reel No Markings = Tube or Tray							
Optional: Additional Features	-EP = Enhanced Product (–40°C to 105°C) -HT = Extreme Temperature Parts (–55°C to 150°C) -Q1 = Automotive Q100 Qualified							

图 8-1. 器件命名规则

186



8.3 工具与软件

所有 MSP 微控制器均受多种软件和硬件开发工具的支持。相关工具由 TI 以及多家第三方供应商提供。欲了解所有工具和软件,请参见低功耗+性能概述。

列出了 本数据表中 MCU 硬件 支持的调试特性。有关可用硬件特性的详细信息,请参见《适用于 MSP430的 Code Composer Studio 用户 指南》。更多相关应用信息,请参见告《使用 Code Composer Studio 版本 6 与增强型仿真模块 (EEM) 进行高级调试》以及《MSP430™ 高级功耗优化: ULP Advisor™ ™和 EnergyTrace™ 技术》™。

表 8-1. 硬件调试 特性

系列	JTAG	SWD	断点数	ITM	DWT	FPB
MSP432P4xx	是	是	6	是	有	是

EnergyTrace 技术可用于 Code Composer Studio 6.0 及更高版本。它需要专用的调试器电路,而新一代板载 eZ-FET 闪存仿真工具和新一代独立 MSP-FET JTAG 仿真器支持这种电路。如需了解更多详细信息,请参见《MSP430 高级功耗优化: ULP Advisor™ 和 EnergyTrace™ 技术》、《适用于 MSP430 的 Code Composer Studio 用户指南》、以及《MSP430 硬件工具用户指南》。

设计套件与评估模块

适用于 MSP432P4x MCU 的 100 引脚目标开发板 MSP-TS432PZ100 是独立的 ZIF 插接目标板,用于通过 JTAG 接口或串行线调试(SWD 双线制 JTAG)协议对 MSP432 进行在线编程和调试。该开 发板支持采用 100 引脚 LQFP 封装(TI 封装代码: PN)的所有 MSP432P401x 闪存部件。

MSP432P401R LaunchPad™ 开发套件 MSP432P401R LaunchPad 开发套件支持开发能够从低功耗运行中 获益的高性能应用。该套件 采用 MSP432P401R,其中包括 48MHz ARM Cortex M4F、850nA RTC、14 位 1MSPS 差分 SAR ADC 和 AES256 加速器,有功功率达 95µA/MHz。

软件

MSP432P401x 代码示例 针对不同应用需求而配置各集成外设的每个 MSP 器件均具备相应 C 代码示例。

MSP432 电容式触控软件库 可在 MSP432 MCU 启用电容触控功能的免费代码库。

MSP EnergyTrace™ 技术 MSP430 微控制器的 EnergyTrace 技术是基于能量的代码分析工具,用于测量和显示应用的能量配置,同时协助优化应用以实现超低功耗。

ULP(超低功耗)Advisor ULP(超低功耗)Advisor 是一款辅助工具,旨在指导开发人员编写更为高效的代码,从而充分利用 MSP 和 MSP432 微控制器独特的 超低功耗 功能。ULP Advisor 的目标人群是微控制器的资深开发者和开发新手,可以根据详尽的 ULP 检验表检查代码,以便最大限度地利用应用程序。

用于 MSP432 的 RTOS MSP432 MCU 能够与多种 TI 和第三方实时操作系统 (RTOS) 兼容。请访问此链接以了解每款器件的 关键特性, 以便找到符合自身设计需求的器件。



- TI-RTOS:实时操作系统 (RTOS) TI-RTOS 可避免从头开始创建基本系统软件功能,因此能够加快开发进程。TI-RTOS 从最小规格的实时多任务内核(TI-RTOS 内核,通常称为 SYS/BIOS)到包括 协议栈、多核通信、器件驱动器和电源管理的整套 RTOS 解决方案不一而足。TI-RTOS 提供 有预先经过测试和集成的必要系统软件组件,借此开发人员只需专注于应用目标即可。
- MSP 驱动程序库 驱动程序库的抽象化 API 通过提供易于使用的函数调用使您不再拘泥于 MSP430 硬件的 细节。完整的文档通过具有帮助意义的 API 指南交付,其中包括有关每个函数调用和经过验证 的参数的详细信息。开发人员可使用驱动程序库函数以尽可能低的费用编写全部项目。
- MSP 图形库 MSP 图形库是一组免版税的图形基元,用于在基于 MSP430 和 MSP432 微控制器并具有图形 显示器的电路板上构建图形用户界面。图形库包括两功能层:显示驱动程序层(特定于使用的 显示器)和图形基元层(用于绘制点、线、矩形、圆形、文本和位图图像)。
- 数字信号处理库 这款 德州仪器 (TI) ™数字信号处理库是一组经高度优化的函数,可针对 MSP430™ 和 MSP432 微控制器对定点数 执行许多常见™的信号处理操作。这种功能集通常 用于 要求完成实时密集处理转换,从而以最低能耗实现高精度的应用。对于定点数学,该库可最大程度地利 用 MSP 系列的固有硬件,从而获得极大的性能增益。

开发工具

- 适用于 MSP 微控制器的 Code Composer Studio 集成开发环境 Code Composer Studio 是一种集成开发 环境 (IDE),支持所有 MSP 微控制器。Code Composer Studio 包含一整套开发和调试嵌入式应用 的嵌入式软件实用程序。它包含了优化的 C/C++ 编译器、源代码编辑器、项目构建环境、调试器、描述器以及其他多种 功能。更多信息,请参见《适用于 MSP432 的 Code Composer Studio 6.1 用户指南》。
- ARM® Keil® MDK 免费 32KB IDE ARM Keil MDK 是一套完整的调试器和 C/C++ 编译器工具链,可用于构建和调试嵌入式 应用。Keil MDK 支持低功耗 + 高性能 MSP432 MCU 系列,并且包括一个全集成调试器,适用于源代码级调试和反汇编级调试,支持复杂代码和数据断点。更多信息, 请参见《适用于 MSP432 的 ARM Keil MDK 版本 5 用户指南》。
- IAR Embedded Workbench Kickstart 适用于 MSP 的 IAR 嵌入式工作平台 Kickstart 是一套完整的调试 器和 C/C++ 编译器工具链,可用于构建和调试基于 MSP430 和 MSP432 微控制器的嵌入式 应用 。C/C++ 编译器的代码尺寸限制设置为 8KB (对于 MSP430 器件) 和 32KB (对于 MSP432 器件)。更多信息,请参见《适用于 MSP432 的 ARM 7.x IAR 嵌入式工作平台用户
- 适用于 MSP432 的调试器 根据设计, MSP432 MCU 可与德州仪器 (TI) 及第三方供应商的各种调试器结合 使用。
- MSP MCU 编程器和调试器 MSP-FET 是一款强大的仿真开发工具(通常称为调试探针),可帮助用户在 MSP 低功耗微控制器 (MCU) 中快速开发应用。
- MSP-GANG 生产编程器 MSP Gang 编程器是一款 MSP430 和 MSP432 器件编程器,可同时对多达八个完全相同的 MSP430 或 MSP432 闪存或 FRAM 器件进行编程。MSP Gang 编程器可使用标准的 RS-232 或 USB 连接与主机 PC 相连并提供灵活的编程选项,允许用户完全自定义流
- 引脚复用实用程序是一款软件工具,可提供图形用户界面用于配置引脚复用设置、解决冲突 引脚复用工具 并指定 TI MPU 的 I/O 电池特性。结果采用 C 头文件和代码文件的形式输出,可导入软件开发套件 (SDK) 或用于配置客户的定制软件。第 3 版引脚复用实用程序添加了自动选择复用配置 的功能, 可满足用户输入的需求。



8.4 文档支持

以下文档介绍了 MSP430P401x MCU。TI 网站上提供了这些文档的副本。

接收文档更新通知

如需接收文档更新通知 — 包括芯片勘误表 — 请访问 ti.com 网站上的器件产品文件夹(例如 MSP432P401R)。单击右上角的"提醒我"(Alert me) 按钮。点击后,您将每周定期收到已更改的产品信息(如果有的话)。有关更改的详细信息,请查阅已修订文档的修订历史记录。

勘误

《MSP432P401R 器件勘误表》 描述了针对这款器件每个芯片修订版本功能技术规格的已知例外情况。

《MSP432P401M 器件勘误表》 描述了针对这款器件每个芯片修订版本功能技术规格的已知例外情况。

用户指南

《MSP432P4xx 系列技术参考手册》 该器件系列提供的所有模块和 外设 的详细说明。

- 《适用于 MSP432 的 Code Composer Studio 6.1 用户指南》 本手册介绍了 MSP432 低功耗微控制器在 TI Code Composer Studio IDE (CCS) 版本 6.1 中的使用情况。
- 《适用于 MSP432 的 ARM 7.x IAR 嵌入式工作平台用户指南》 本手册介绍了 MSP432 低功耗微控制器在 IAR 嵌入式工作平台 ARM (EWARM) 版本 7.x 中的使用情况。
- 《适用于 MSP432 的 ARM Keil MDK 版本 5 用户指南》 本用户指南介绍了 MSP432 低功耗微控制器在 ARM Keil MDK 版本 5 中的使用情况。
- 《适用于 MSP432 的 GCC ARM 嵌入式工具链用户指南》 本手册介绍了使用 GCC ARM 编译器和 GDB 调 试器对 MSP432 进行编程和调试时的设置和基本操作。
- 《MSP432P401R 引导加载程序 (BSL) 用户指南》 MSP432 BSL 允许用户在原型设计、投产和维护等各阶段与 MSP432 微控制器中的嵌入式存储器进行通信。可编程存储器(闪存)和数据存储器 (RAM) 能够按照要求进行变更。
- 《MSP432 电容式触控软件库编程人员指南》 MSP432 微控制器配有执行电容测量所需的外设。电容式触控软件库专门用于创建可集成到 MSP432 器件外设集的单独界面。此文档介绍了电容式触控库配置以及与 MSP432 器件的交互使用。

应用报告

- 《MSP432 平台移植》 本移植指南旨在帮助开发人员精确评估将现有应用由一种 MSP 平台移植到另一平台的相关工作,最终通过完整的软硬件覆盖范围制订移植策略,从而在避免因平台差异而引入漏洞的前提下正确移植现有应用,同时充分利用新平台引入的独特 特性 或性能改进措施。
- 《采用 MSP432™ 微控制器设计超低功耗 (ULP) 应用》 随着超低功耗微控制器 应用中系统复杂度的不断增大,最大程度降低总能耗已成为亟待解决的难题之一。硅片、其他板载硬件组件和应用软件等方面都必须加以考虑。目前有一些效果明显的通用技术可用于降低能耗,例如降低工作电压或频率。这些通用技术中有很多在单独使用时并不能显著降低能耗,但搭配起来使用时效果非常显著,因为它们之间存在强烈的依存关系。
- 《最大限度提高 MSP432P4xx 稳压器效率》 此应用报告介绍了 MSP432P4xx DC-DC 和 LDO 之间的关系,提供了如何为您的应用选择最高效的器件的相关指南,并给出了关于 DC-DC 的电路板布局注意事项。
- 《利用 MSP432P4xx 微控制器的低频功耗模式》 所有电池供电的嵌入式应用都非常注重 低功耗。但这些嵌入式 应用 的工作频率会因应用需求而异。某些 应用 需要在较高的频率下工作,大约几兆赫兹;而另外一些 应用 可能需要在较低的频率下工作,大约几十至几百千赫兹。市场中有几款微控制器在几兆赫兹左右的频率下工作时,可展现出色的低功耗性能。但工作频率降至几千赫兹左右时,便很难实现低功耗。当目标应用使用较低工作频率时,MSP432P4xx 微控制器的低频功耗模式可展现超低功耗性能。
- MSP432P4xx 微控制器上的软件 IP 保护 嵌入式软件 应用程序不同, 最终的产品也会千差万别。各家公司 纷纷投入大量资金来构建差异化软件应用程序。因此,保护这类资产(应用程序或部分应用程序)极为重要。此应用手册介绍了德州仪器 (TI) 如何保护 MSP432P401x 系列微控制器的软件知识产权 (IP)。
- 《适用于 MSP432P401R 的代码转换应用程序》 此应用手册介绍了如何使用版本 2.0.0(及更高版本)的 MSP432P401R 器件头文件随附的代码转换应用程序。在这些版本的 MSP432P401R 器件头文件中,编码风格已根据 CMSIS 进行调整。如果不对代码进行转换,则可能导致用户代码的编译过程中出现错误。此外,还删除了除传统 16 位 IP 以外的 MSP430 风格寄存器定义(请

参见 msp432p401r_classic.h)。

8.5 相关链接

表 **8-2** 列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件,并且可以快速访问样片或购买链接。

表 8-2. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
MSP432P401R	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
MSP432P401M	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

8.6 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Community

TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

TI Embedded Processors Wiki

Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

8.7 商标

MSP432, MSP430, ULP Advisor™, EnergyTrace™ 技术》, LaunchPad, EnergyTrace, 德州仪器 (TI), 执行许多常见, E2E are trademarks of Texas Instruments.

ARM. Cortex. Thumb. Keil are registered trademarks of ARM Ltd.

ULPBench, ULPMark are trademarks of EEMBC.

All other trademarks are the property of their respective owners.

8.8 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。



ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.9 出口管制提示

接收方同意:如果美国或其他适用法律限制或禁止将通过非披露义务的披露方获得的任何产品或技术数据(其中包括软件)(见美国、欧盟和其他出口管理条例之定义)、或者其他适用国家条例限制的任何受管制产品或此项技术的任何直接产品出口或再出口至任何目的地,那么在没有事先获得美国商务部和其他相关政府机构授权的情况下,接收方不得在知情的情况下,以直接或间接的方式将其出口。

8.10 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

190 器件和文档支持



9 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP®产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司





9-Aug-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)				Qty	(2)	(6)	(3)		(4/5)	
MSP432P401MIPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	MSP432P401M	Samples
MSP432P401MIPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	MSP432P401M	Samples
MSP432P401MIRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	MSP432P401M	Samples
MSP432P401MIRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	MSP432P401M	Samples
MSP432P401MIZXHR	ACTIVE	NFBGA	ZXH	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	P401M	Samples
MSP432P401MIZXHT	ACTIVE	NFBGA	ZXH	80	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	P401M	Samples
MSP432P401RIPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	MSP432P401R	Samples
MSP432P401RIPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	MSP432P401R	Samples
MSP432P401RIRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	MSP432P401R	Samples
MSP432P401RIRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	MSP432P401R	Samples
MSP432P401RIZXHR	ACTIVE	NFBGA	ZXH	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	P401R	Samples
MSP432P401RIZXHT	ACTIVE	NFBGA	ZXH	80	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	P401R	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

9-Aug-2017

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 己认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且应全权负责并确保应用的安全性,及设计人员的应用(包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够(1)预见故障的危险后果,(2)监视故障及其后果,以及(3)降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何应用前,将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI 资源"),旨在帮助设计人员开发整合了 TI 产品的 应用, 如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、访问或使用任何特定的 TI 资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时, 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备,除非己由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备)。此类设备包括但不限于,美国食品药品监督管理局认定为 III 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的应用选择适合的 产品, 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2017 德州仪器半导体技术(上海)有限公司