

Confidential A

MT7628/7688 802.11 b/g/n Wi-Fi APSoC chip EEPROM Content Programming guide

Version: 2.0

Release date: 2014-09-15



Confidential A



Confidential A

Document Revision History

EEPROM Changes LOG

Revision	Date	Author	Change Log
1.0	2014/7/16	PeterCT Wu	Formal Released
2.0	2014/9/15	PeterCT Wu	1. Define MACo: 0x28~0x2D, MAC1: 0x2E ~ 0x33 2. Define 0x24[4]: 1x1 downgrade package 3. Define 0x24[3:0]: IO setting (for 7628N) 4. Re-define 0xF8[7:0] definition (delete bit[7]:valid) and default is 0xA 5. Define 0xC6 ~ 0xD6 (Temperature compensation) 00 00 01 A 22 2A 31 35 - 01 35 39 40 46 4D 7F 7F - 7F 6. Define 0xF4=C0 (XTAL calibration) 7. Define TSSI offset (AN) 0x57=CA, 0x5D=CA (KN) 0x57=C8, 0x5D=C8 8. Remove 0x40 (define on 0x35) 9. Rev2_0





Table of Contents

Docu	ment R	evision History	3
Tabl	e of Co	ontents	4
1	Gene	eral Description	6
	1.1	General Descriptions	6
2	MT76	S28/7688 EEPROM Layout	7
	2.1	Chip ID (0x00h)	. 10
	2.2	Layout Revision ID (0x02h)	10
	2.3	WIFI MAC Address(0x04h)	.11
	2.4	WIFI MAC Address(0x28h)	12
	2.5	WIFI MAC Address(0x2Eh)	13
	2.6	NIC Configuration 0 (0x34h)	14
	2.7	NIC Configuration 1 (0x36h)	14
	2.8	Country Region Code for 2.4G band (0x39h)	16
	2.9	LED Mode (0x3Bh)	16
	2.10	NIC Configuration 2 (0x42h)	. 17
	2.11	RSSI Offset for 2.4G band (0x46h)	. 17
	2.12	20M/40M BW Power Delta for 2.4G band (0x50h)	18
	2.13	Temp. Sensor Calibration (0x55h)	18
	2.14	2.4G Tx0 Power Slope /offset (0x56h~0x57h)	.19
	2.15	2.4G Tx0 Target Power (0x58h)	20
	2.16	2.4G Tx0 Power Low/Middle/High Channel (0x59h ~ 0x5Bh)	20
	2.17	2.4G Tx1 Power Slope /offset (0x5Ch~0x5Dh)	22
	2.18	2.4G Tx1 Target Power (0x5Eh)	22
	2.19	2.4G Tx1 Power Offset Low/Middle/High Channel(0x5Fh~0x61h)	23
	2.20	2.4G Tx rate power configuration (0xA0h~0xBFh)	24
	2.21	External LNA (0xC0h)	30
	2.22	2.4GHz Step Number (0xC6h)	32
	2.23	Frequency offset (0xF4h ~ 0xF6h)	36



Confidential A

2 24	Reserved	for Customer	(0v140h~0v1FFh)38
2.24	Keserveu	ioi Gustoillei	(0) 14011~03 1 [[1])



Confidential A

1 General Description

1.1 General Descriptions

The MT7628/7688 EEPROM layout provides configuration for vendor/product ID, MAC Address, SW setting, RF TX power setting.



2 MT7628/7688 EEPROM Layout

Module name: EEPROM Base address: (+oh)

Name	Offset	Type	Byte	Reset	Bit7 Bit6	Bit5 Bit4	Bit3	Bit2	Bit1	Bito
CHIP ID	0000	DC	1	76		CHIP_	[D[15:8]			
CHIP ID	0000	DC	0	28	CHIP_ID[7:0]					
EEPROM REV	0002	DC	1	02		REL_	_REV			
EEFROM REV	0002	DC	0	00	ENG_REV					
WLAN MAC B1B0	0004	RW	1	oC		MAC_ADI	OR_L[15	;:8]		
WEAN MAC BIBO	0004	KVV	0	00		MAC_AD				
WLAN MAC B3B2	0006	RW	1	E1		MAC_ADE	R_M[15	5:8]		
WEEK WINE DJB2	0000	1000	0	43		MAC_ADI	OR_M[7	:0]		
WLAN MAC B5B4	0008	RW	1	28		MAC_ADI				
William Willo Djb4	0000	1000	0	76		MAC_AD	DR_H[7	:o]		
MACO B1BO	0028	RW	1	oC		MACo_AD				
THICO DIDO	0020	1	0	00		MACo_AD				
MACO B3B2	002A	RW	1	E1		MACo_AD				
	0021		0	43		MACo_AD				
MACo B5B4	002C	RW	1	29		MACo_AD	DR_H[1	5:8]		
2,524	0020		0	76	MACo_ADDR_H[7:0]					
MAC1 B1B0	002E	RW	1	oC	MAC1_ADDR_L[15:8]					
			0	00	MAC1_ADDR_L[7:0]					
MAC1 B3B2	0030	RW	1	E1	MAC1_ADDR_M[15:8]					
			0	43	MAC1_ADDR_M[7:0]					
MAC1 B5B4	0032	RW	1	2A	MAC1_ADDR_H[15:8]					
			0	76		MAC1_AD				
NIC CONFG o	0034	RW	1	34	EXT_PA_A NTSEL	BOARD_TY PE		RV	2P4G _PA	EXT_ 5G_P A
			0	22	TX_l	PATH		RX_F	PATH	
NIC CONFG 1	0036	RW	1	00	DAC_ TEST		DIV_C RL			BW_4 oM_2 P4G
	0030	IXVV	0	00	WPS		WF1_V AUX	NFo_ AUX	TX_P OWE R	HW_ RADI O
COUNTRY REG	39	RW	0	00	BAND_2P4G					
LED MODE	3B	RW	0	01	LED_CTRL					
NIC CONFG 2	0042	RW	1	00			TEMP _CO MP	XTAL	_OPT	ANT_ DIV
			0	22	TX_S7	TREAM	R	X_ST	`REAM	[
EXT LNA GAIN	44	RW	0	00		EXT_LN		G		
RSSI OFST	0046	RW	1	00		RSSI1	_OFST			
MODI OIDI	0040	17.44	0	00			_OFST			
TX POWER DELT A	50	RW	0	82	DELT DELT A_EN A_IN		DEL	TA		



Confidential A

	1					С			
					TEMD	C			
TEMP SEN CAL	55	RW	0	Во	TEMP _CO MP_E N	_CO MP_E THADC_SLOP			
TXO PA TSSI LSB	56	RW	0	Co	TXo	_PA_T	SSI_OFST	TXo_PA_TSSI_SLOP	
TXo PA TSSI MSB	57	RW	0	CC			TXo_PA_7	TSSI_OFST	
TXo POWER	58	RW	0	23			TXo_T	X_PWR	
TXo PWR OFST L	59	RW	0	00		D_TXO_ P_TX_P R_WR_I TXo_TX_PWR_OFST_L			
TXO PWR OFST M	5A	RW	0	00	TX_P WR_ EN	WR_I NC	TXo_TX_PWR_OFST_M		
TXo PWR OFST H	5B	RW	O	00	TXo_ TX_P WR_ EN	TXo_ TX_P WR_I NC	TXo_'	TX_PWR_OFST_H	
TX1 PA TSSI LSB	5C	RW	0	40	TX1	_PA_T	SSI_OFST	TX1_PA_TSSI_SLOP	
TX1 PA TSSI MSB	5D	RW	0	CC			TX1_PA_T	SSI_OFST	
TX1 POWER	5E	RW	0	23			TX1_T	X_PWR	
TX1_PWR_OFST_L	5F	RW	0	00	TX1_ TX_P WR_ EN	TX1_ TX_P WR_I NC	TX1_TX_PWR_OFST_L		
TX1 PWR OFST M	60	RW	0	00	TX1_ TX_P WR_ EN	TX1_ TX_P WR_I NC	TX1_TX_PWR_OFST_M		
TX1 PWR OFST H	61	RW	o	00	TX1_ TX_P WR_ EN	TX1_ TX_P WR_I NC	TX1_7	TX_PWR_OFST_H	
TX PWR CCK o	Ao	RW	O	C6	TX_P WR_ COM P_EN	TX_P WR_I NC	TX	C_PWR_DELTA	
TX PWR CCK 1	A1	RW	O	C6	TX_P WR_ COM P_EN	TX_P WR_I NC	TX	_PWR_DELTA	
TX PWR OFDM o	A2	RW	o	C6	TX_P WR_ COM P_EN	TX_P WR_I NC	TX	_PWR_DELTA	
TX PWR OFDM 1	А3	RW	o	C6	TX_P WR_ COM P_EN	TX_P WR_I NC	TX	_PWR_DELTA	
TX PWR OFDM 2	A4	RW	0	C6	TX_P WR_ COM P_EN	TX_P WR_I NC	TX	Z_PWR_DELTA	
TX PWR OFDM 3	A5	RW	0	C6	TX_P WR_ COM P_EN	TX_P WR_I NC	WR_I TX_PWR_DELTA		
TX PWR OFDM 4	A6	RW	0	C6	TX_P	TX_P	TX	K_PWR_DELTA	
Madia Tale Confidential			2014 Mad					Dage 9 of 29	

MediaTek Confidential

© 2014 MediaTek Inc.

Page 8 of 38



Confidential A

					WR_ WR_I COM NC P_EN			
TX PWR HT MCS	A7	RW	0	C6	TX_P WR_ COM P_EN TX_PWR_DELTA			
TX PWR HT MCS	A8	RW	0		TX_P WR_ COM P_EN WR_I NC TX_PWR_DELTA			
TX PWR HT MCS	A9	RW	0	C6	TX_P WR_ COM P_EN TX_PWR_DELTA			
TX PWR HT MCS	AA	RW	0	C6	TX_P WR_ COM P_EN WR_I NC TX_PWR_DELTA			
TX PWR HT MCS	AB	RW	0	C6	TX_P WR_ COM P_EN TX_PWR_DELTA			
TX PWR HT MCS 5	AC	RW	0	C6	TX_P WR_ COM P_EN TX_PWR_DELTA			
TX PWR HT MCS 6	AD	RW	0	C6	TX_P WR_ COM P_EN TX_PWR_DELTA			
EXT LNA RX GAI N	Co	RW	0	00	EXT_LNA			
EXT LNA RX NF	C1	RW	0	00	EXT LNA			
EXT LNA RX P1D	C2	RW	0	00	EXT_LNA			
EXT LNA BP GAI	С3	RW	0	00	EXT_LNA			
EXT LNA BP GAI N1	C4	RW	0	00	EXT_LNA			
EXT LNA BP P1D B	C5	RW	0	00	EXT_LNA			
STEP NUM NEG 7	C6	RW	0	00	STEP_NUM			
STEP_NUM_NEG_6	C7	RW	0	00	STEP_NUM			
STEP NUM NEG 5	C8	RW	0	00	STEP_NUM			
STEP NUM NEG 4	C9	RW	0	1A	STEP_NUM			
STEP NUM NEG 3	CA	RW	0	22	STEP_NUM			
STEP_NUM_NEG_2		RW	0	2A	STEP_NUM			
STEP NUM NEG 1		RW	0	31	STEP_NUM			
STEP_NUM_NEG_o		RW	0	35	STEP_NUM			
		RW	0	01	STEP_REF			
		RW	0	35	STEP_TEMP			
STEP NUM POS 1		RW	0	39	STEP_NUM			
STEP NUM POS 2 STEP NUM POS 3		RW RW	0	40	STEP_NUM			
STEP NUM POS 3 STEP NUM POS 4		RW	0	46 4D	STEP_NUM STEP_NUM			
DIEF NUM PUS 4		17.44	0	4 <i>D</i>	SIET_NUM			



Confidential A

STEP NUM POS 5	D4	RW	0	7F	STEP_NUM			
STEP NUM POS 6	D5	RW	0	7F	STEP_NUM			
STEP NUM POS 7	D6	RW	0	7F	STEP_NUM			
XTAL CAL	F4	RW	0	Co	XTAL _CAP _ XTAL_CAP _VLD			
XTAL TRIM2	F5	RW	0	00	XTAL XTAL _TRI _TRI M2_EM2_D N EC XTAL_TRIM2			
XTAL_TRIM3	F6	RW	0	00	$\begin{array}{ccc} \text{XTAL} & \text{XTAL} \\ \text{TRI} & \text{TRI} \\ \text{M}_3 = \text{M}_3 = \text{D} \\ \text{N} & \text{EC} \end{array}$			

2.1 Chip ID (0x00h)

0000	CHIP ID					7628			
Bit	15	15 14 13 12 11 10 9						8	
Name		CHIP_ID[15:8]							
Type				D	C				
Reset	0	1	1	1	0	1	1	0	
Bit	7	6	5	4	3	2	1	0	
Name		CHIP_ID[7:0]							
Type				D	C				
Reset	0	0	1	0	1	0	0	0	

Bit(s)	Name	Description
15:0	CHIP_ID	Chip ID

2.2 Layout Revision ID (0x02h)

0002		EEPROM	REV			0200				
Bit	15	14	13	12	11	10	9	8		
Name		REL REV								
Type				D	C					
Reset	0	0	0	0	0	0	1	0		
Bit	7	6	5	4	3	2	1	0		
Name		ENG_REV								
Type				D	C					
Reset	0	0	0	0	0	0	0	0		

Bit(s)	Name	Description
15:8	REL_REV	Revision for formal release

MediaTek Confidential © 2014 MediaTek Inc.



Confidential A

Bit(s)	Name	Description
7:0	ENG_REV	Revision for engineer sample

2.3 WIFI MAC Address(0x04h)

o004

WLAN MAC B1B0

MAC
Address
Low Bye

oCoo

Bit	15	14	13	12	11	10	9	8	
Name		MAC_ADDR_L[15:8]							
Type		RW							
Reset	0	0	0	0	1	1	0	0	
Bit	7	6	5	4	3	2	1	0	
Name				MAC_ADI	DR_L[7:0]				
Type		RW							
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
15:0	MAC_ADDR_L	WLAN MAC Address Byte 1/0

WLAN MAC

0006 WLAN MAC B3B2

MAC Address Middle Byte

E143

Bit	15	14	13	12	11	10	9	8		
Name		MAC_ADDR_M[15:8]								
Type				R	W					
Reset	1	1	1	0	0	0	0	1		
Bit	7	6	5	4	3	2	1	0		
Name				MAC_ADI	OR_M[7:0]					
Type		RW								
Reset	0	0 1 0 0 0 1 1								

Bit(s)	Name	Description
15:0	MAC_ADDR_M	WLAN MAC Address Byte 3/2

ooo8 WLAN MAC B5B4 MAC Address High Byte

2876

Bit	15	14	13	12	11	10	9	8		
Name		MAC_ADDR_H[15:8]								
Type				R'	W					
Reset	0	0	1	0	1	0	0	0		
Bit	7	6	5	4	3	2	1	0		
Name		MAC_ADDR_H[7:0]								
Type		RW								

MediaTek Confidential

© 2014 MediaTek Inc.

Page 11 of 38



Confidential A

Res	et	0	1	1	1	0	1	1	0
Bit(s) Name Description									
DIL(S)	Name		Descr	apuon					

2.4 WIFI MAC Address(0x28h)

		MAC o	
0028	MACO B1BO	Address	oCoo
		Low Bye	

Bit	15	14	13	12	11	10	9	8	
Name		MACo_ADDR_L[15:8]							
Type				R'	W				
Reset	0	0	0	0	1	1	0	0	
Bit	7	6	5	4	3	2	1	0	
Name				MACo_AD	DR_L[7:0]				
Type		RW							
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
15:0	MACo_ADDR_L	MAC o (LAN) Address Byte 1/0

MAC 0
OO2A

MACO B3B2

MACO B3B2

Middle

Byte

Bit	15	14	13	12	11	10	9	8	
Name	MACo_ADDR_M[15:8]								
Type		RW							
Reset	1	1	1	0	0	0	0	1	
Bit	7	6	5	4	3	2	1	0	
Name				MACo_AD	DR_M[7:0]				
Type		RW							
Reset	0	1	0	0	0	0	1	1	

Bit(s)	Name	Description
15:0	MACo_ADDR_M	MAC o (LAN) Address Byte 3/2

MAC 0 002C <u>MACo B5B4</u> Address 2976 High Byte

Bit	15	14	13	12	11	10	9	8		
Name		MACo_ADDR_H[15:8]								
Type Reset				R	W					
Reset	0	0	1	0	1	0	0	1		
Bit	7	6	5	4	3	2	1	0		
Name				MACo_AD	DR_H[7:0]					
Type		RW								
Reset	0	1	1	1	0	1	1	0		

MediaTek Confidential

© 2014 MediaTek Inc.

Page 12 of 38

Bit(s)	Name	Description
15:0	MACo_ADDR_H	MAC o (LAN) Address Byte 5/4

2.5 WIFI MAC Address(0x2Eh)

002E		MAC1 B1	<u>Bo</u>		MAC 1 Address Low Bye			оСоо
Bit	15	14	13	12	11	10	9	8
Name				MAC1_AD	DR_L[15:8]			
Type				R	W			
Reset	0	0	0	0	1	1	0	0
Bit	7	6	5	4	3	2	1	0
Name		MAC1_ADDR_L[7:0]						
Type		RW						
Docat	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	MAC1_ADDR_L	MAC 1 (WAN) Address Byte 1/0

0030 MAC1 B3B2 Address Byte E143

Bit	15	14	13	12	11	10	9	8	
Name		MAC1_ADDR_M[15:8]							
Type		RW							
Reset	1	1	1	0	0	0	0	1	
Bit	7	6	5	4	3	2	1	0	
Name		MAC1_ADDR_M[7:0]							
Type		RW							
Reset	0	1	0	0	0	0	1	1	

Bit(s)	Name	Description
15:0	MAC1_ADDR_M	MAC 1 (WAN) Address Byte 3/2

MAC 1 0032 MAC1 B5B4 Address 2A76 High Byte

Bit	15	14	13	12	11	10	9	8	
Name		MAC1_ADDR_H[15:8]							
Type		RW							
Reset	0	0	1	0	1	0	1	0	
Bit	7	6	5	4	3	2	1	0	
Name		MAC1_ADDR_H[7:0]							
Type	RW								
Reset	0	1	1	1	0	1	1	0	



Confidential A

Bit(s)	Name	Description
15:0	MAC1_ADDR_H	MAC 1 (WAN) Address Byte 5/4

2.6 NIC Configuration 0 (0x34h)

NIC 0034 NIC CONFG 0 Configura 3422 tion #0

Bit	15	14	13	12	11	10	9	8
Name	EXT_PA	_ANTSEL	BOARI	_ТҮРЕ		EXT_PA_D RV	EXT_2P4G_ PA	EXT_5G_P A
Type	R	W	R	W		RW	RW	RW
Reset	0	0	1	1		1	0	0
Bit	7	6	5	4	3	2	1	0
Name	TX_PATH					RX_l	PATH	
Type	RW					R	W	
Reset	0	0	1	0	0	0	1	0

Bit(s)	Name	Description
		External PA ANTSEL Table
15:14	EXT_PA_ANTSEL	
13:12	BOARD_TYPE	Board Type
10	EXT_PA_DRV	Exteral PA Driving
		0: 16mA 1: 8 mA
9	EXT_2P4G_PA	External 2.4G PA Enable
		o: Disable
		1: Enable
8	EXT_5G_PA	External 5G PA Enable
		o: Disable
		1: Enable
7:4	TX_PATH	TX Path Setting
		These fields are to provide the TX front-end architecture in the system.
		o: Reserved.
		1: 1 TX front-end in the system.
		2: 2 TX front-end in the system. Other: Reserved
	DX DAMII	
3:0	RX_PATH	RX Path Setting
		These fields are to provide the RX front-end architecture in the system. o: Reserved.
		1: 1 RX front-end in the system.
		2: 2 RX front-end in the system.
		Other: reserved

2.7 NIC Configuration 1 (0x36h)

0036 <u>NIC CONFG 1</u> NIC 0000



Confidential A

Configura tion #1

Bit	15	14	13	12	11	10	9	8
Name	DAC_TEST		TSSI_COMP	ANT_DI	V_CTRL			BW_40M_2 P4G
Type	RW		RW	R	W			RW
Reset	0		0	0	0			0
Bit	7	6	5	4	3	2	1	0
Name	WPS				WF1_AUX	WFo_AUX	TX_POWER	HW_RADI O
Type	RW				RW	RW	RW	RW
Reset	0				0	0	0	0

Bit(s)	Name	Description
15	DAC_TEST	DAC test bit
13	TSSI_COMP	TSSI power compensation enable
		o: disable TSSI power compensation , use per-channel ALC code 1: enable TSSI power compensation, TSSI slop offset scheme.
12:11	ANT_DIV_CTRL	Antenna Diversity control
		00: disable diversity function (default value). 01: enable diversity function. 10: Fix antenna at main antenna 11: Fix antenna at auxiliary antenna
8	BW_40M_2P4G	40M BW in 2.4GHz band
		0: enable 40MHz bandwidth for 2.4GHz band 1: disable 40MHz bandwidth for 2.4GHz band
7	WPS	WPS Push Button Configuration control.
		o: disable WPS PBC control (default value). 1: enable WPS PBC control.
3	WF1_AUX	WF1 Aux Rx path selection
		o: Use Main path Rx path, board select main rx path as rx data in. 1: Use Aux Rx path, need to set, board select aux rx path as rx data in. In this mode, FW also refer oxCo~oxC5 as external LNA gain setting.
2	WFo_AUX	WFo Aux Rx path selection
		o: Use Main path Rx path, board select main rx path as rx data in. 1: Use Aux Rx path, need to set, board select aux rx path as rx data in. In this mode, FW also refer oxCo~oxC5 as external LNA gain setting.
1	TX_POWER	TX power temperature compensation scheme enable
		This bit will disable/enable temperature compensation scheme. While this bit is enable, it means Tx power TSSI scheme is disable(0x37 bit5 = 0) and using perchannel Tx ALC code scheme. o: disable temperature compensation 1: Enable temperature compensation
0	HW_RADIO	HW Radio Control
		When "hardware radio control" bit is enabled (=1), the driver will read MAC's GPIO[2] status. When GPIO[2] pin is low, the radio is disabled. When GPIO[2] pin is high, the radio is enabled. The Radio ON/OFF is controlled by both software UI and MAC's GPIO[2] pin. o: disable hardware radio control (default value). 1: enable hardware radio control.



Confidential A

2.8 Country Region Code for 2.4G band (0x39h)

Country Region **COUNTRY REG 39** 00 2.4G **Band** Bit 6 0 Name BAND_2P4G **Type** RW Reset o 0 0 0 0 o 0 0

D:+(-)	NT	Description
Bit(s)	Name	Description
7:0	BAND_2P4G	Country Region 2.4G Band
		Default value = FFh, which means read from INF and registry, more flexible than reading from EEPROM, this is our current InstallShield CCS implementation. We do not recommend customers to read SKU from EEPROM. Value FFh is the default value.
		CountryCode - specify the domain code, can be FFh or one of the followings,
		o: CH1 - 11
		1: CH1 - 13
		2: CH10 - 11
		3: CH10 - 13
		4: CH14
		5: CH1 - 14
		6: CH3 - 9
		7: CH5 - 13
		30: Manual Channel setting (Refer to 0x100~101h for detail)
		31: CH1 - 14 (CH1 - 11 active scan, CH12 - 14 passive scan)
		32: CH1 - 13 (CH1 - 11 active scan, CH12 ~ 13 passive scan)
		33: 802.11b: CH1 to CH14 are active scan. 802.11g/n: CH1 to CH13 are active scan. CH14 is disallowed

Default value = FFh, which means read from INF and registry, more flexible than reading from EEPROM, this is our current InstallShield CCS implementation. We do not recommend customers to read SKU from EEPROM. Value FFh is the default value.

Notes: If set to read SKU from EEPROM, only available if 2.4G Country Region code registers are programmed.

2.9 **LED Mode (0x3Bh)**

| LED | MODE | Mode | Setting | | Settin

MediaTek Confidential

© 2014 MediaTek Inc.

Page 16 of 38

Bit(s)	Name	Description
7:0	LED_CTRL	LED Control Modes

2.10 NIC Configuration 2 (0x42h)

NIC 0042 NIC CONFG 2 Configura 0022 tion #2

Bit	15	14	13	12	11	10	9	8
Name					TEMP_COM P	XTAL	_OPT	ANT_DIV
Type					RW	R	W	RW
Reset					0	0	0	0
Bit	7	6	5	4	3	2	1	0
Name		TX_ST	REAM			RX_ST	TREAM	
Type	RW					R	W	
Reset	0	0	1	0	0	0	1	0

Bit(s)	Name	Description
11	TEMP_COMP	25C Temper Compsation Disable 1: disable 0: enable
10:9	XTAL_OPT	XTAL Option
8	ANT_DIV	HW ANT Diversity o: Disable 1: Enable
7:4	TX_STREAM	TX Stream 1: 1 stream 2: 2 stream
3:0	RX_STREAM	RX Stream 1: 1 stream 2: 2 stream

2.11 RSSI Offset for 2.4G band (0x46h)

2.4G 0046 <u>RSSI OFST</u> RSSI 0000 Offset

Bit	15	14	13	12	11	10	9	8
Name		RSSI1_OFST						
Type		RW						
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
Name	RSSIo_OFST							
Type		RW						

MediaTek Confidential



50

MT7628/7688 EEPROM Content programming guide

Confidential A

Res	set	0	0	0 0		0	0	0	0
Bit(s)	Name		Descr	iption					
15:8	RSSI1_0	OFST	2.4 G	RSSI 1 Offs	et				
7:0	RSSIo_	OFST	2.4 G	RSSI o Offs	set				

2.12 20M/40M BW Power Delta for 2.4G band (0x50h)

20/40 BW TX <u>TX POWER DELTA</u> Power Delta for 2.4G

82

Bit	7	6	5	4	3	2	1	0
Name	DELTA_EN	DELTA_INC			DE	LTA		
Type	RW	RW			R	W		
Reset	1	0	0	0	0	0	1	0

Bit(s)	Name	Description
7	DELTA_EN	Power Delta Enable Bit o: Disable 1: Enable
6	DELTA_INC	Power Delta Increase
		o: Decrease 1: Increase
5:0	DELTA	Delta Value
		000001: 0.5dBm
		000010: 1dBm
		000011: 1.5dBm 000100: 2dBm
		000101: 2.5dBm
		000110: 3dBm
		000111: 3.5dBm
		001000: 4dBm

Example:

The default calibrated TX power as followings with the TX power delta configuration is not enable.

- 40M BW TX power= 14dBm and 20M BW TX power = 14dBm

If want keep 20M BW TX power in 14dBm and reduce 40M BW TX power to 10dBm (delta=4dBm), set 50h = 88h (1000 1000).

2.13 Temp. Sensor Calibration (0x55h)

55	TEMP SEN CAL	Temperat	Во
00		ure	

MediaTek Confidential © 2014 MediaTek Inc.



Confidential A

Sensor Calibratio

n

Bit	7	6	5	4	3	2	1	0
Name	TEMP_CO MP_EN	THADC_SLOP						
Type	RW	RW						
Reset	1	0	1	1	0	0	0	0

Bit(s)	Name	Description
7	TEMP_COMP_EN	Temperature Compensation Enable [note] Calibration-free Field o: Disable
6:0	THADC_SLOP	1: Enable THADC cal read out value This is THADC read out value, this value should follow the temp. formulation to get the temperature. [note] Calibration-free Field

2.14 2.4G Tx0 Power Slope /offset (0x56h~0x57h)

56 TXO PA TSSI LSB

TXo PA TSSI slop and Offset

Co

Bit	7	6	5	4	3	2	1	0		
Name		TXo_PA_TSSI_OFST				T TXo_PA_TSSI_SLOP				
Type		RW				R	W			
Reset	1	1	0	0	0	0	0	0		

Bit(s)	Name	Description
7:4	TXo_PA_TSSI_OFST	TXo 2.4G TX PA TSSI_Offset[3:0] [note] Calibration-free Field
3:0	TXo_PA_TSSI_SLOP	TXO 2.4G TX PA TSSI Slop [note] Calibration-free Field

TXo PA TSSI MSB

TXo PA TSSI Offset MSB

 \mathbf{CC}

Bit	7	7 6 5 4 3 2 1 0							
Name					SSI_OFST				
Type		RW							
Reset	1	1	0	0	1	1	0	0	

Bit(s) Name	Description
7:0 TXo_PA_TSSI_OFS	TX0 2.4G TX PA TSSI_Offset[11:4]

MediaTek Confidential

57

© 2014 MediaTek Inc.

Page 19 of 38



Confidential A

Bit(s) Name	Description
	[note] Calibration-free Field oxCA: 7628 A/N oxC8: 7628K

Driver compares current TSSI value with this TSSI reference value as a base to decide if real-time TX power compensation is required. 0xFF will be treated as invalid value. This function is controlled by 'external TX ALC' bit (NIC configuration1 bit1) or 'internal TX ALC ' bit (NIC configuration1 bit13).

2.15 2.4G Tx0 Target Power (0x58h)

58		TXO TX Power Power 23							
Bit	7	7 6 5 4 3 2 1 0							
Name	TXo_TX_PWR								
Type	RW								
Reset	0	0	1	0	0	0	1	1	

Bit(s)	Name	Description
7:0	TXo_TX_PWR	TX0 2.4G TX power (54Mbps, dBm)

2.16 2.4G Tx0 Power Low/Middle/High Channel (0x59h ~ 0x5Bh)

TX0 TX
Power
Offset
Low

Bit 7 6 5 4 3 2 1 0

Bit	7	6	5	4	3	2	1	0
Name	TXo_TX_P WR_EN	TXo_TX_P WR_INC			TXo_TX_P\	VR_OFST_L		
Type	RW	RW	RW					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	TXo_TX_PWR_EN	TX0 2.4G TX power offset Enable 0: Disable 1: Enable
6	TXo_TX_PWR_INC	TXo 2.4G TX power offset Increase o: Decrease 1: Increase
5:0	TXo_TX_PWR_OFST_ L	TXo 2.4G TX power offset low(CH1~5)(delta,dB)



Confidential A

5A TX0 PWR OFST M Power Offset Middle

00

Bit	7	6	5	4	3	2	1	0
Name	TXo_TX_P WR_EN	TXo_TX_P WR_INC			TXo_TX_PV	VR_OFST_M		
Type	RW	RW	RW					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	TXo_TX_PWR_EN	TXo 2.4G TX power offset Enable o: Disable 1: Enable
6	TXo_TX_PWR_INC	TXo 2.4G TX power offset Increase o: Decrease 1: Increase
5:0	TXo_TX_PWR_OFST_ M	TXo 2.4G TX power offset middle(CH6~10)(delta,dB)

High	5B
Bit 7 6 5 4 3 2 1 0	Bit

Name TXo_TX_P WR_EN TXo_TX_P WR_INC TXo_TX_PWR_OFST_H Type RW RW RW	BIT	7	6	5	4	3	2	1	0
Type DM DM DM	Name					TXo_TX_PV	VR_OFST_H		
Type KW KW	Type	RW	RW			R	W		
Reset 0 0 0 0 0 0 0	Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	TXo_TX_PWR_EN	TX0 2.4G TX power offset Enable o: Disable 1: Enable
6	TXo_TX_PWR_INC	TXO 2.4G TX power offset Increase o: Decrease 1: Increase
5:0	TXo_TX_PWR_OFST_ H	TXo 2.4G TX power offset high(CH11~14)(delta,dB)

0x59~0x5B are used as channel TX power compensation in customer production line.

Customers could set different TX power compensation value according to different PCB design to reach flatter power responds.

For example

If customers found PCB had 1.5dB higher power variation in low channels and 1.5dB lower power variation in high channels.

Customer could use channel compensation offset to get flatter performance like setting as below.

MediaTek Confidential



Confidential A

Offset	Description	Example
0x59	TX0 2.4G Tx power offset low (CH1~5)(delta,dB)	0x83=> means SW will decrease 3 step(around -1.5dB) corresponding to TX0 2.4G TX power setting.
0x5A	TX0 2.4G Tx power offset middle (CH6~10)(delta,dB)	0x80=> means SW will decrease 0 step(around 0dB) corresponding to TX0 2.4G TX power setting.
0x5B	TX0 2.4G Tx power offset high (CH11~14)(delta,dB)	0xC3=> means SW will increase 3 step(around +1.5dB) corresponding to TX0 2.4G TX power setting.

2.17 2.4G Tx1 Power Slope /offset (0x5Ch~0x5Dh)

5C TX1 PA TSSI LSB

TX1 PA TSSI slop and Offset

40

Bit	7	6	5	4	3	2	1	0	
Name	TX1_PA_TSSI_OFST				TX1_PA_TSSI_SLOP				
Type	RW			RW					
Reset	0	1	0	0	0	0	0	0	

Bit(s)	Name	Description
7:4	TX1_PA_TSSI_OFST	TX1 2.4G TX PA TSSI Offset[3:0]
		[note] Calibration-free Field
3:0	TX1_PA_TSSI_SLOP	TX1 2.4G TX PA TSSI Slop
		[note] Calibration-free Field

Bit	7	6	5	4	3	2	1	0
Name		TX1_PA_TSSI_OFST						
Type		RW						
Reset	1	1	0	0	1	1	0	0

Bit(s)	Name	Description
7:0	TX1_PA_TSSI_OFST	TX1 2.4G TX PA TSSI Offset[11:4]
		[note] Calibration-free Field

2.18 2.4G Tx1 Target Power (0x5Eh)

5E $\underline{TX1 POWER}$ TX1 TX 23



Confidential A

00

Power

Bit	7	6	5	4	3	2	1	0
Name		TX1_TX_PWR						
Type		RW						
Reset	0	0	1	0	0	0	1	1

Bit(s)	Name	Description
7:0	TX1_TX_PWR	TX1 2.4G TX power (54Mbps, dBm)

2.19 2.4G Tx1 Power Offset Low/Middle/High Channel(0x5Fh~0x61h)

5F TX1 PWR OFST L Power Offset Low

Bit	7	6	5	4	3	2	1	0
Name	TX1_TX_P WR_EN	TX1_TX_P WR_INC	TX1_TX_PWR_OFST_L					
Type	RW	RW	RW					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	TX1_TX_PWR_EN	TX1 2.4G TX power offset Enable o: Disable 1: Enable
6	TX1_TX_PWR_INC	TX1 2.4G TX power offset Increase o: Decrease 1: Increase
5:0	TX1_TX_PWR_OFST_L	TX1 2.4G TX power offset low(CH1~5)(delta,dB)

60 TX1 PWR OFST M Power Offset Middle

L	Bit	7	6	5	4	3	2	1	0
	Name	TX1_TX_P WR_EN	TX1_TX_P WR_INC	TX1_TX_PWR_OFST_M					
	Type	RW	RW	RW					
	Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description	
7	TX1_TX_PWR_EN	TX1 2.4G TX power offset Enable o: Disable 1: Enable	
6	TX1_TX_PWR_INC	TX1 2.4G TX power offset Increase o: Decrease 1: Increase	
MediaTek (Confidential	© 2014 MediaTek Inc.	Page 23 of 38

This document contains information that is proprietary to MediaTek Inc.



Confidential A

Bit(s)	Name	Description
5:0	TX1_TX_PWR_OFST_	TX1 2.4G TX power offset middle(CH6~10)(delta,dB)

		TX1 TX
61	TX1 PWR OFST H	Power Offset High

00

Bit	7	6	5	4	3	2	1	0	
Name	TX1_TX_P WR_EN	TX1_TX_P WR_INC	TX1_TX_PWR_OFST_H						
Type	RW	RW		RW					
Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7	TX1_TX_PWR_EN	TX1 2.4G TX power offset Enable
		o: Disable 1: Enable
6	TX1_TX_PWR_INC	TX1 2.4G TX power offset Increase
		o: Decrease 1: Increase
5:0	TX1_TX_PWR_OFST_ H	TX1 2.4G TX power offset high(CH11~14)(delta,dB)

2.20 2.4G Tx rate power configuration (0xA0h~0xBFh)

TX PWR CCK o Ao

2.4GHz TX Power for CCK 1M/2M

C6

Bit	7	6	5	4	3	2	1	0		
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA							
Type	RW	RW		RW						
Reset	1	1	0	0	0	1	1	0		

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable
		o: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value
		o: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

TX PWR CCK 1 **C6** A1 **2.4GHz**



Confidential A

TX Power for CCK 5.5M/11M

Bit	7	6	5	4	3	2	1	0	
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA						
Type	RW	RW		RW					
Reset	1	1	0	0	0	1	1	0	

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable o: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value o: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

A2 TX PWR OFDM o

2.4GHz TX Power for OFDM 6M/9M

C6

Bit	7	6	5	4	3	2	1	0		
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA							
Type	RW	RW		RW						
Reset	1	1	0	0	0	1	1	0		

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable
		o: Disable
		1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value
		o: Decrease
		1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

A3 TX PWR OFDM 1

2.4GHz TX Power for OFDM 12M/18M

C6

Bit	7	6	5	4	3	2	1	0	
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA						
Type	RW	RW		RW					
Reset	1	1	0	0	0	1	1	0	

Bit(s) Name Description



Confidential A

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable
		o: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value
		o: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

A4 TX PWR OFDM 2

2.4GHz TX Power for OFDM 24M/36M

C6

Bit	7	6	5	4	3	2	1	0	
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA						
Type	RW	RW		RW					
Reset	1	1	0	0	0	1	1	0	

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable
		o: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value
		o: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

TX PWR OFDM 3

2.4GHz TX Power for OFDM 48M

C6

Bit	7	6	5	4	3	2	1	0	
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA						
Type	RW	RW	RW						
Reset	1	1	0	0	0	1	1	0	

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable o: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value o: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

A5



A6

A7

A8

MT7628/7688 **EEPROM Content programming guide**

Confidential A

TX PWR OFDM 4

2.4GHz TX Power for OFDM **54M**

C6

Bit	7	6	5	4	3	2	1	0	
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA						
Type	RW	RW	RW						
Reset	1	1	0	0	0	1	1	0	

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable o: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value o: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

TX PWR HT MCS o

2.4GHz TX Power for HT MCS=o/8

C6

Bit	7	6	5	4	3	2	1	0
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA					
Type	RW	RW	RW					
Reset	1	1	0	0	0	1	1	0

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable o: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value 0: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

TX PWR HT MCS 1

2.4GHz TX Power for HT

MCS=32

C6

Bit	7	6	5	4	3	2	1	0	
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA						
Type	RW	RW	RW						
Reset	1	1	0	0	0	1	1	0	

MediaTek Confidential



Confidential A

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable
		o: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value
		o: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

2.4GHz TX Power

A9 TX PWR HT MCS 2

for HT C6 MCS=1,2/

9,10

Bit	7	6	5	4	3	2	1	0
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA					
Type	RW	RW	RW					
Reset	1	1	0	0	0	1	1	0

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable
		o: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value
		o: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

2.4GHz

TX Power

TX PWR HT MCS 3

for HT MCS=3,4/

11,12

Bit	7	6	5	4	3	2	1	0		
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA							
Type	RW	RW	RW							
Reset	1	1	0	0	0	1	1	0		

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable o: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value o: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

MediaTek Confidential

AA

C6



AB

 \mathbf{AC}

MT7628/7688 EEPROM Content programming guide

Confidential A

2.4GHz TX Power for HT

MCS=5/1

TX PWR HT MCS 4

C6

3

Bit	7	6	5	4	3	2	1	0
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA					
Type	RW	RW	RW					
Reset	1	1	0	0	0	1	1	0

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable o: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value o: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

2.4GHz TX Power

TX PWR HT MCS 5

C6

for HT MCS=6/1

4

Bit	7	6	5 4 3 2 1 0						
Name	TX_PWR_C OMP_EN	TX_PWR_I NC	TX_PWR_DELTA						
Type	RW	RW	RW						
Reset	1	1	0 0 0 1 1 0						

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable o: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value o: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

2.4GHz TX Power

TX PWR HT MCS 6

C6

for HT MCS=7/1

						J			
I	Bit	7	6	5	4	3	2	1	0
I	Name	TX PWR C	TX PWR I			TX PWR	I I DH.I.I A		

MediaTek Confidential

AD

© 2014 MediaTek Inc.

Page 29 of 38



Confidential A

	OMP_EN	NC							
Type	RW	RW	RW						
Reset	1	1	0	0 0 0 1 1 0					

Bit(s)	Name	Description
7	TX_PWR_COMP_EN	Power Compesation Enable
		o: Disable 1: Enable
6	TX_PWR_INC	Increase TX Power with the Delta Value
		o: Decrease 1: Increase
5:0	TX_PWR_DELTA	TX Power Delta (delta, dB)

Default value=0x00, 6bit signed 2's complement value. (1 step=0.5dBm) 0xA0~0xBE are used as TX rate power configuration in customer production line. Customers could set different TX rate power according to different RF power requirement.

Example:

If the table content is:

Offset	Ex. Value	Description	Example description
A0h	C3	2G TX power for CCK 1M/2M	0.00
A1h	C3	2G TX power for CCK 5.5M/11M	0xC3=> 2G 1~11M & 6~18M will have 1.5dB
A2h	C3	2G TX power for OFDM 6M/9M	higher power than 54M.
A3h	C3	2G TX power for OFDM 12M/18M	0x00=>
A4h	0	2G TX power for OFDM 24M/36M	2G 24~54M will have equal power with
A5h	0	2G TX power for OFDM 48M	54M.
A6h	0	2G TX power for OFDM 54M	
A7h	C2	2G TX power for HT/VHT MCS=0/8	0xC2 =>
A8h	C2	2G TX power for HT/VHT MCS=32	2G HT MCS0~3 &MCS8~11 will have 1dB higher power than 54M. 0x82 =>
A9h	82	2G TX power for HT/VHT MCS=1,2/9,10	2G HT MCS4~7 &MCS12~15 will have 1dB lower power than 54M.
AAh	82	2G TX power for HT/VHT MCS=3,4/11,12	0xC2=> 5G HT MCS0~3 &MCS8~11 will have 1dB higher power than 54M. 5G VHT MCS0~3 will have 1dB higher power than 54M.
ABh	C2	2G TX power for HT MCS=5/13	0x82=> 5G HT MCS4~7 &MCS12~15 will have 1dB lower power than 54M.
ACh	C2	2G TX power for HT MCS=6/14	5G VHT MCS4~7 will have 1dB lower power than 54M.
ADh	82	2G TX power for HT MCS=7/15	

2.21 External LNA (0xC0h)

Co <u>EXT_LNA_RX_GAIN</u> External LNA_RX



Confidential A

GAIN

Bit	7	6	5	4	3	2	1	0			
Name		EXT_LNA									
Type		RW									
Reset	0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
7:0	EXT_LNA	External LNA

External

C1 <u>EXT LNA RX NF</u> LNA RX NF

2 1 0

00

00

Bit	7	6	5	4	3	2	1	0			
Name		EXT_LNA									
Type		RW									
Reset	0	0	0	0	0	0	0	0			

Bit(s)	Name	Description
7:0	EXT_LNA	External LNA

C2 EXT LNA RX P1DB LNA RX P1BB 00 P1 DB

Bit	7	6	5	4	3	2	1	0				
Name	EXT_LNA											
Type		RW										
Reset	0	0 0 0 0 0 0 0										

Bit(s)	Name	Description
7:0	EXT_LNA	External LNA

External

EXT LNA BP GAINO BY

LNA BYPASS RX GAIN

0

Bit	7	6	5	4	3	2	1	0				
Name		EXT_LNA										
Type		RW										
Reset	0	0	0	0	0	0	0	0				

Bit(s)	Name	Description
7:0	EXT_LNA	External LNA

C3



Confidential A

00

External LNA BYPASS

C4 <u>EXT LNA BP GAIN1</u>

RX GAIN

Bit	7	6	5	4	3	2	1	0				
Name	EXT_LNA											
Type		RW										
Reset	0	0	0	0	0	0	0	0				

Bit(s)	Name	Description
7:0	EXT_LNA	External LNA

CODA_REG_EXT_LNA_BP_P2DB

2.22 2.4GHz Step Number (0xC6h)

C6			STEP NU	M NEG 7		Step Number for -7				
Ī	Bit	7	6	5	4	3	2	1	0	
I	Name				STEP	NUM				
	Type				R	W				
	Reset	0	0	0	0	0	0	0	0	

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for -7

C 7	,		STEP_NU	M NEG 6		Step Number for -6			00
	Bit	7	6	5	4	3	2	1	0
	Name				STEP	NUM			
	Type		•		R	W			•
	Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for -6

C8		STEP NUM NEG 5			Step Number for -5			00	
Bit	7	6	5	4	3	2	1	0	
Name		_	<u> </u>	STE	P_NUM	_	<u> </u>		

MediaTek Confidential



Confidential A

22

Type	RW							
Reset	0	0	0	0	0	0	0	0
				Į.				

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for -5

Step **C9** STEP NUM NEG 4 Number **1A** for -4

Bit	7	6	5	4	3	2	1	0	
Name		STEP NUM							
Type		RW							
Reset	0	0	0	1	1	0	1	0	

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for -4

Step CA STEP NUM NEG 3 Number for -3

Bit	7	6	5	4	3	2	1	0
Name		STEP_NUM						
Type		RW						
Reset	0	0	1	0	0	0	1	0

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for -3

Step Number CBSTEP NUM NEG 2 **2**A for -2 Bit Name STEP_NUM Type Reset RW

Bit(s)	Name	Description
7:0	STEP NIIM	Sten Number for -2

0

Step Number CC STEP NUM NEG 1 31 for -1 Bit Name STEP_NUM

0

0

0



Confidential A

Type					RW				
Reset	0	0	1	1		0	0	0	1
·									
Bit(s) Name		Descr	iption						
7:0 STEP_1	NUM	Step I	Number for	· -1					
CD		STEP NU	M NEG (<u>0</u>	Ster Num for	nber			35
Bit	7	6	5	4		3	2	1	0
Name				STI	EP_NUN	<u> </u>			
Type Reset	0	0	1	1	RW	0	1	0	1
Reset	- 0	0	1	1		U	1	U	1
Bit(s) Name		Descr	iption						
7:0 STEP_1	JUM		Number for	-0					
CE Bit Name	7	STEP NU 6	M REF 5	4 ST	2.40 Refe e Ste	erenc ep	2	1	01
Type				51	RW	·			
Reset	0	0	0	0		0	0	0	1
Bit(s) Name		Doser	iption						
	NEE.			C.					
7:0 STEP_I	KEF	2.461	Iz Referenc	ce Step					
CF		STEP NU			e	erenc nperat			35
Bit	7	6	5	4	ID (FEE)	3	2	1	0
Name Type				STE	EP_TEM RW	Ľ			
Reset	0	0	1	1	IXVV	0	1	0	1
	-					-	-		
Bit(s) Name		Descr	iption						
-	TEMP	2.4GHz Reference Temperature							
	ENIF	2.461	12 Keieren	e rempe	rature				

Do

STEP NUM POS 1

39

Step

for +1

Number



Confidential A

Bit	7	6	5	4	3	2	1	0
Name		STEP_NUM						
Type		RW						
Reset	0	0	1	1	1	0	0	1

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for +1

Step Number D1 STEP NUM POS 2 40 for +2 Bit 6 2 0 STEP_NUM Name Type RW Reset 0 0 0 0

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for +2

Step **D2** Number STEP NUM POS 3 46 for +3 Bit 6 2 0 Name STEP_NUM Type Reset

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for +3

0

RW

Step $\mathbf{D3}$ STEP NUM POS 4 Number **4**D for +4 Bit 2 6 5 1 0 Name STEP_NUM **Type** Reset 0 0 0

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for +4

Step **D4** STEP NUM POS 5 Number **7F** for +5

0



Confidential A

Bit	7	6	5	4	3	2	1	0
Name		STEP_NUM						
Type		RW						
Reset	0	1	1	1	1	1	1	1

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for +5

Step Number **D**5 STEP NUM POS 6 **7F** for +6 Bit 6 2 0 STEP_NUM Name Type Reset

Bit(s)	Name	Description
7:0	STEP_NUM	Step Number for +6

Step **D6** Number **7**F STEP NUM POS 7 for +7 Bit 6 5 3

Name		STEP_NUM								
Type		RW								
Reset	0	1	1	1	1	1	1	1		

Bit(s) Name	Description
7:0 STEP_NUM	Step Number for +7

2.23 Frequency offset (0xF4h ~ 0xF6h)

Frequenc y Offet (XTAL **F4** XTAL CAL Co Calibratio n)

Bit	7	6	5	4	3	2	1	0	
Name	XTAL_CAP _VLD		XTAL_CAP						
Type	RW		RW						
Reset	1	1	0	0	0	0	0	0	

Bit(s) Name	Description	ı		
MediaTek Confidential	© 2014 MediaTek Inc.	Page 36 of 38		



F5

MT7628/7688 EEPROM Content programming guide

Confidential A

00

Bit(s)	Name	Description
7	XTAL_CAP_VLD	XTAL Cpa. Code Valid
		[note] Calibration-free Field
6:0	XTAL_CAP	XTAL Cap. Code
		[note] Calibration-free Field

XTAL Trim 2

XTAL TRIM2 Compens ton (on RFB)

Bit	7	6	5	4	3	2	1	0
Name	XTAL_TRI M2_EN	XTAL_TRI M2_DEC	XTAL_TRIM2					
Type	RW	RW	RW					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	XTAL_TRIM2_EN	XTAL Trim 2 Enable
		o: Disable 1: Enable
6	XTAL_TRIM2_DEC	XTAL Trim 2 Decrease
		o: Increase 1: Decrease
5:0	XTAL_TRIM2	XTAL Trim 2 Value

F6 XTAL TRIM3 Trim 3 Compena ton

Bit	7	6	5	4	3	2	1	0
Name	XTAL_TRI M3_EN	XTAL_TRI M3_DEC	XTAL_TRIM3					
Type	RW	RW	RW					
Reset	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	XTAL_TRIM3_EN	XTAL Trim 3 Enable o: Disable 1: Enable
6	XTAL_TRIM3_DEC	XTAL Trim 3 Decrease o: Increase 1: Decrease
5:0	XTAL_TRIM3	XTAL Trim 3 Value

0xF4 is used for MTK FT test only for crystal calibration-free feature .



Confidential A

MTK wafer manufactory used 0xF4, bit 0~6, to store frequency offset value which is measured under MTK FT environment. Each IC has each corresponding frequency offset .

Bit 7 of 0xF4 is used to enable to apply crystal code vale. "1" means enable and "0" means disablle. While Bit7 is 0 (disable), it means rom code will not use crystal value of 0xF4 but use crystal code default value in rom code. Default is "1" (enable).

0xF5/0xF6 is used for crystal re-calibration purpose in customer production line

If customers want to re-do frequency trimming in customer production line, please use 0xF5/F6 as second /third frequency offset. Rom/Firmware code will check 0xF5/0xF6 Bit7 to decide the crystal trim code need to be compensated or not. Here is the formula:

```
If (0xF4[7] == 1 \&\& 0xF5[7] == 1 \&\& 0xF6[7] == 1)

Final xtal trim code = 0xF4[6:0] +/- 0xF5[5:0] +/- 0xF6[5:0];

// the increase/descrease(+/-) depends on 0xF5/F6[6]'s value

Else if( (0xF4[7] == 1 \&\& 0xF5[7] == 1)

Final xtal trim code = 0xF4[6:0] +/- 0xF5[5:0];

Else if( (0xF4[7] == 1)

Final xtal trim code = 0xF4[6:0];

Else

Use rom code default vale.
```

2.24 Reserved for Customer (0x140h~0x1EFh)