

MT7688 DATASHEET



Overview

MT7688 family integrates a 1T1R 802.11n Wi-Fi radio, a 575/580MHz MIPS® 24KEc™ CPU, 1-port fast Ethernet PHY, USB2.0 host, PCIe, SD-XC, I2S/PCM and multiple slow IOs. MT7688 provides two operation modes – IoT gateway mode and IoT device mode. In IoT gateway mode, the PCI Express interface can connect to 802.11ac chipset for 11ac dual-band concurrent gateway. The high performance USB 2.0 allows MT7688 to add 3G/LTE modem support or add a H.264 ISP for wireless IP camera. For the IoT device mode, MT7688 supports eMMC, SD-XC and USB 2.0. MT7688 can support the WiFi high quality audio via 192Kbps/24bits I2S interface and VoIP application through PCM. In IoT device mode, it further supports PWM, SPI slave, 3rd UART and more GPIOs. For IoT gateway, it can connect to touch panel and BLE, Zigbee/Z-Wave and sub-1G RF for smart home control.


Features

- Embedded MIPS24KEc (575/580 MHz) with 64 KB I-Cache and 32 KB D-Cache
- 1T1R 2.4 GHz with 150 Mbps PHY data rate
- Legacy 802.11b/g and HT 802.11n modes
- 20/40 MHz channel bandwidth
- 802.11v
- Space Time Block Coding (STBC)
- 16-bit DDR1/2 up to 128/256 Mbytes
- x1 USB 2.0 Host, x1 PCle Root Complex
- 1-port 10/100 FE PHY
- SD-XC, eMMC, I2C, PCM, I2S(192K/24bits), PWM, SPI AP/STA Firmware: Linux 2.6.36 SDK, OpenWrt 3.10 master/slave, UART lite, JTAG, GPIO
- Internet Of Thing
- Embedded PMU

Functional Block Diagram


- Green AP/STA
 - Intelligent Clock Scaling (exclusive)
 - DDRII: ODT off, Self-refresh mode
- QoS: WMM, WMM-PS
- 16 Multiple BSSID
- iPA/iLNA and ePA/eLNA
- 24 STA-Proxy
- AES128/256-CBC
- WEP64/128, TKIP, AES, WPA, WPA2, WAPI
- WPS: PBC. PIN
- SDK, eCOS with IPv6

IoT Device Mode





IoT Gateway Mode



Ordering Information

Part Number	Package	
	(Green/RoHS Compliant)	
MT7688AN	DR-QFN 156 pin	
	(12 mm x 12 mm)	
MT7688KN	DR-QFN 120 pin	
	(10 mm x 10 mm)	

MediaTek Confidential © 2014 MediaTek Inc.



Table of Contents

L. MAIN FEATURES		7
2. PINS		8
2.1 MT7688AN DR-QFN (12 MM x 12 MM	л) 156-Pin Package Diagram	8
2.1.1 UP-LEFT SIDE		8
2.1.2 DOWN-LEFT SIDE		9
2.1.3 DOWN-RIGHT SIDE		10
2.1.4 UP-RIGHT SIDE		11
2.1.5 PIN DESCRIPTION		12
2.2 MT7688KN DR-QFN (10 MM x 10 MN	1) 120-PIN PACKAGE DIAGRAM	18
2.2.1 LEFT SIDE VIE		18
2.2.2 RIGHT SIDE VIEW		20
2.2.3 PIN DESCRIPTION		21
2.3 PIN SHARING SCHEMES		24
2.3.1 GPIO PIN SHARE SCHEME		24
2.3.2 UART1 PIN SHARE SCHEME		26
2.3.3 MT7688AN EPHY LED PIN SHA		26
2.3.4 MT7688AN WLAN LED PIN SHA		26
2.3.5 MT7688KN EPHY LED PIN SHA 2.3.6 MT7688KN WLAN LED PIN SHA		27 27
2.3.7 PERST_N PIN SHARE SCHEME	ARE SCHEME	27
2.3.8 WDT_RST_N PIN SHARE SCHEMI	=	27
2.3.9 REF_CLKO PIN SHARE SCHEME	-	27
2.3.10 UARTO PIN SHARE SCHEME		28
2.3.11 GPIO0 PIN SHARE SCHEME		28
2.3.12 SPI PIN SHARE SCHEME		28
2.3.13 SPI_CS1 PIN SHARE SCHEME		28
2.3.14 I2C PIN SHARE SCHEME		28
2.3.15 I2S PIN SHARE SCHEME		28
2.3.16 SD PIN SHARE SCHEME		29
2.3.17 EMMC PIN SHARE SCHEME		29
2.3.18 UART2 PIN SHARE SCHEME		29
2.3.19 PWM_CH1 PIN SHARE SCHEME		30
2.3.20 PWM_CHO PIN SHARE SCHEME 2.3.21 SPIS PIN SHARE SCHEME		30 30
2.3.21 SPIS PIN SHARE SCHEME 2.3.22 PIN SHARE FUNCTION DESCRIPTION	ON.	30
2.4 BOOTSTRAPPING PINS DESCRIPTION	JIN .	31
B. MAXIMUM RATINGS AND OPERATING	CONDITIONS	32
3.1 ABSOLUTE MAXIMUM RATINGS 3.2 MAXIMUM TEMPERATURES		32 32
3.3 OPERATING CONDITIONS		32
3.4 STORAGE CONDITIONS		32
3.5 EXTERNAL XTAL SPECFICATION		32
3.6 DC ELECTRICAL CHARACTERISTICS		33
3.7 AC ELECTRICAL CHARACTERISTICS		34
MadiaTal	© 2014 MediaTak Inc	
MediaTek	© 2014 MediaTek Inc.	Page 4 of 52

Confidential

This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.



3.7.1 DDR2 SDRAM INTERFACE		35
3.7.2 SPI INTERFACE		37
3.7.3 I ² S INTERFACE		38
3.7.4 PCM INTERFACE		39
3.7.5 Power On Sequence		40
3.8 PACKAGE PHYSICAL DIMENSIONS		41
3.8.1 DR-QFN (10 MM x 10 MM) 128 PINS		41
3.8.2 DR-QFN (12 MM x 12 MM) 156 PINS		43
3.8.3 MT7688 AN/KN MARKING		45
3.8.4 REFLOW PROFILE GUIDELINE		47
4. ABBREVIATIONS		48
5. REVISION HISTORY		51
Table of Figures		
FIGURE 2-1 MT7688AN DR-QFN PIN DIAGRAM (UP-LEFT	VIEW)	8
FIGURE 2-2 MT7688AN DR-QFN PIN DIAGRAM (DOWN-	•	
FIGURE 2-3 MT7688AN DR-QFN PIN DIAGRAM (DOWN-	· · · · · · · · · · · · · · · · · · ·	
FIGURE 2-4 MT7688AN DR-QFN PIN DIAGRAM (UP-RIGH	HT VIEW)	11
FIGURE 2-5 MT7688KN DR-QFN PIN DIAGRAM (LEFT VIE	w)	19
FIGURE 2-6 MT7688KN DR-QFN PIN DIAGRAM (RIGHT S	IDE VIEW)	20
FIGURE 3-1 DDR2 SDRAM COMMAND		35
FIGURE 3-2 DDR2 SDRAM WRITE DATA		35
FIGURE 3-3 DDR2 SDRAM READ DATA		35
FIGURE 3-4 SPI INTERFACE		37
FIGURE-3-5 I2S INTERFACE		38
FIGURE 3-6 PCM INTERFACE		39
FIGURE 3-7 POWER ON SEQUENCE		
FIGURE 3-8 TOP VIEW		41
FIGURE 3-9 SIDE VIEW		41
FIGURE 3-10 "B" EXPANDED		
FIGURE 3-11 BOTTON VIEW		······································
FIGURE 3-12 TOP VIEW		_
FIGURE 3-13 SIDE VIEW		
FIGURE 3-14 "B" EXPANDED		
FIGURE 3-15 BOTTOM VIEW		
FIGURE 3-16 MT7688AN TOP MARKING		
FIGURE 3-17 MT7688KN TOP MARKING		
FIGURE 3-18 REFLOW PROFILE FOR MT7688		47
List of Tables		
TABLE 1-1 MAIN FEATURES		7
Table 3-1 Absolute Maximum Ratings		32
TABLE 3-2 MAXIMUM TEMPERATURES		32
TABLE 3-3 OPERATING CONDITIONS		_
TABLE 3-4 THERMAL CHARACTERISTICS		32
MediaTek	© 2014 MediaTek Inc.	Page 5 of 52





TABLE 3-5 EXTERNAL XTAL SPECIFICATIONS	33
Table 3-6 DC Electrical Characteristics	33
Table 3-7 Vdd 2.5V Electrical Characteristics	33
Table 3-8 Vdd 1.8V Electrical Characteristics	34
TABLE 3-9 VDD 3.3V ELECTRICAL CHARACTERISTICS	34
TABLE 3-10 DDR2 SDRAM INTERFACE DIAGRAM KEY	36
Table 3-11 SPI Interface Diagram Key	37
Table 3-12 I2S Interface Diagram Key	38
Table 3-13 PCM Interface Diagram Key	39
TABLE 3-14 POWER ON SEQUENCE DIAGRAM KEY.	40



1. Main Features

The following table covers the main features offered by the MT7688KN and MT7688AN. Overall, the MT7688KN supports the requirements of an entry-level AP/router, while the more advanced MT7688AN supports a number of interfaces together with a large maximum RAM capacity.

Features	MT7688KN	MT7688AN		
CPU	MIPS24KEc (575/580 MHz)	MIPS24KEc (575/580 MHz)		
Total DMIPs	580 x 1.6 DMIPs	580 x 1.6 DMIPs		
I-Cache, D-Cache	64 KB, 32 KB	64 KB, 32 KB		
L2 Cache	n/a	n/a		
Memory				
DRAM Device width support	16 bits	16 bits		
DDR1	64 Mb (MCM), 193 MHz	2 Gb, 193 MHz		
DDR2	n/a	2 Gb, 193 MHz		
SPI Flash	3B addr mode (max 128Mbit) 4B addr mode (max 512Mbit)	3B addr mode (max 128Mbit) 4B addr mode (max 512Mbit)		
SD	n/a	SD-XC (class 10)		
RF	1T1R 802.11n 2.4 GHz	1T1R 802.11n 2.4 GHz		
PCle	1	1		
USB 2.0	1	1		
Switch	5p FE SW	5p FE SW		
I2S	1	1		
PCM	1	1		
I2C	1	1		
UART	2 (Lite)	2 (Lite)		
JTAG	1	1		
Package	DR-QFN120- 10 mm x 10 mm	DR-QFN156- 12 mm x 12 mm		

Table 1-1 Main Features



2. Pins

2.1 MT7688AN DR-QFN (12 mm x 12 mm) 156-Pin Package Diagram

2.1.1 Up-left side




Figure 2-1 MT7688AN DR-QFN Pin Diagram (up-left view)



2.1.2 Down-left side




Figure 2-2 MT7688AN DR-QFN Pin Diagram (down-left view)






Figure 2-3 MT7688AN DR-QFN Pin Diagram (down-right view)

Note: DR-QFN support DDR1 and DDR2 pin shuffle depend on the bootstrap.






Figure 2-4 MT7688AN DR-QFN Pin Diagram (up-right view)



2.1.5 Pin Description

2.1.	5 Pin Description			
Pins	Name	Туре	Driv.	Description
RF				
3,4	WF0_RFION_1 WF0_RFION_2	А		WF0 main path RF I/O
5,6	WF0_RFIOP_1 WF0_RFIOP_2	Α		WF0 main path RF I/O
156	WF0_LNA_EXT	Α		WF0 aux. path LNA input
151	XTALIN	1		Crystal oscillator input
153	CLKOUTP	0		XO reference clock output
150	AVDD33_XTAL	Р		3.3V XTAL Power Supply Pin
152	AVSS33_XTAL	G		3.3V XTAL Ground Pin
8	AVDD33_WF0_TX	Р		3.3V RF Channel 0 Suppoly Power
14	AVDD33_WF1_TX	Р		3.3V RF Channel 1 Suppoly Power
15	AVDD33_WF1_TRX	Р		1.65V to 3.3V RF Channel 1 Suppoly Power
149	AVDD33_WF_RFDIG	Р		1.65V to 3.3V RF DIG and AFE Suppoly Power
154	AVDD33_WF_SX	Р		1.65V to 3.3V RF Supply Power
155	AVDD33_WF0_TRX	Р		1.65V to 3.3V RF Channel O Suppoly Power
1,2 7,10,13	AVSS33_RF	G		3.3V RF Shielding Ground Pin
WLAN LE	ED			
144	WLED_N	0	4 mA	WLAN Activity LED
UARTO L	ite			
31	UART_RXD0	1	4 mA	UARTO Lite RXD
30	UART_TXD0	O, IPD	4 mA	UARTO Lite TXD
UART1 L	ite			
147	UART_TXD1	O, IPU	4 mA	UART1 Lite TXD
148	UART_RXD1	1	4 mA	UART1 Lite RXD
125				
16	I2S_SDI	0	4 mA	I2S data input
17	I2S_SDO	I/O, IPD	4 mA	I2S data output
18	I2S_WS	0	4 mA	I2S word select
19	I2S_CLK	1/0	4 mA	I2S clock
I2C				
21	I2C_SD		4 mA	I2C Data
20	I2C_SCLK	1/0	4 mA	I2C Clock
SPI				
26	SPI_MISO	1/0	4 mA	SPI Master input/Slave output

MediaTek Confidential © 2014 MediaTek Inc.

Page 12 of 52



Pins	Name	Туре	Driv.	Description
27	SPI_MOSI	I/O, IPD	4 mA	SPI Master output/Slave input
25	SPI_CLK	O, IPU	4 mA	SPI clock
28	SPI_CS0	0	4 mA	SPI chip select0
24	SPI_CS1	O, IPD	4 mA	SPI chip select1
GPIO				
29	GPIO0	I/O, IPD	4 mA	General Purpose I/O
5-Port E	PHY			
143	EPHY_LED0 _N_JTDO	I/O	4 mA	10/100 PHY Port #0 activity LED, JTAG_TDO
142	EPHY_LED1 _N_JTDI	I/O	4 mA	10/100 PHY Port #1 activity LED, JTAG_TDI
141	EPHY_LED2 _N_JTMS	1/0	4 mA	10/100 PHY Port #2 activity LED, JTAG_TMS
140	EPHY_LED3 _N_JTCLK	1/0	4 mA	10/100 PHY Port #3 activity LED, JTAG_CLK
139	EPHY_LED4 _N_JTRST_N	1/0,	4 mA	10/100 PHY Port #4 activity LED, JTAG_TRST_N
39	EPHY_VRT	Α		Connect to an external resistor to provide accurate bias current
33	MDI_RP_P0	Α		10/100 PHY Port #0 RXP
34	MDI_RN_P0	Α		10/100 PHY Port #0 RXN
35	MDI_TP_P0	Α		10/100 PHY Port #0 TXP
36	MDI_TN_P0	Α		10/100 PHY Port #0 TXN
40	MDI_TP_P1	Α		General purpose IO (SD-XC, eMMCetc)
42	MDI_TN_P1	Α		General purpose IO (SD-XC, eMMCetc)
43	MDI_RP_P1	Α		General purpose IO (SD-XC, eMMCetc)
44	MDI_RN_P1	Α		General purpose IO (SD-XC, eMMCetc)
45	MDI_RP_P2	Α		General purpose IO (SD-XC, eMMCetc)
46	MDI_RN_P2	Α		General purpose IO (SD-XC, eMMCetc)
47	MDI_TP_P2	Α		General purpose IO (SD-XC, eMMCetc)
48	MDI_TN_P2	Α		General purpose IO (SD-XC, eMMCetc)
49	MDI_TP_P3	Α		General purpose IO (SD-XC, eMMCetc)
50	MDI_TN_P3	Α		General purpose IO (SD-XC, eMMCetc)
51	MDI_RP_P3	Α		General purpose IO (SD-XC, eMMCetc)
52	MDI_RN_P3	Α		General purpose IO (SD-XC, eMMCetc)
54	MDI_RP_P4	Α		General purpose IO (SD-XC, eMMCetc)
55	MDI_RN_P4	Α		General purpose IO (SD-XC, eMMCetc)
56	MDI_TP_P4	Α		General purpose IO (SD-XC, eMMCetc)
57	MDI_TN_P4	Α		General purpose IO (SD-XC, eMMCetc)
32	AVDD33_TX_P0	Р		3.3V Supply Power for PO
38	AVDD33_COM	Р		3.3V Supply Power for EPHY COM

© 2014 MediaTek Inc.

Page 13 of 52



Pins	Name	Туре	Driv.	Description
41,53	AVDD33_TX_P1234_1 AVDD33_TX_P1234_2	Р		3.3V Supply Power for P1 ~ P4
Misc.				
136	REF_CLKO	O, IPD	4 mA	Reference Clock Ouptut
138	PORST_N	I, IPU	4 mA	Power on reset
137	WDT_RST_N	0	4 mA	Watchdog timeout reset
USB PHY				
,60	AVDD33_USB	Р		3.3 V USB PHY analog power supply
,59	USB_VRT	I/O		Connect to an external 5.1 $k\Omega$ resistor for band-gap reference circuit
62	USB_DM	1/0		USB PortO data pin Data-
61	USB _DP	I/O		USB Port0 data pin Data+
PCIe PHY	•			
135	PERST_N	O, IPD	4mA	PCIe device reset
,131	AVDD12_PCIE	Р		1.2 V PCIE PHY digital power supply
,134	AVDD33_PCIE	Р		3.3 V USB PHY analog power supply
128	PCIE_IO_VSS	Р		PCIE PHY Ground Pin
133	PCIE_CKP0	1/0		External reference clock output (positive)
132	PCIE_CKN0	I/O		External reference clock output (negative)
127	PCIE_TXP0	I/O		PCIe0 differential transmit TX -
126	PCIE_TXN0	I/O		PCIe0 differential transmit TX -
129	PCIE_RXP0	I/O		PCIe0 differential receiver RX -
130	PCIE_RXN0	I/O		PCIe0 differential receiver RX -
DDR2				
65	MD15	I/O	8 mA	DDR2 Data bit #15
114	MD14	1/0	8 mA	DDR2 Data bit #14
67	MD13	I/O	8 mA	DDR2 Data bit #13
111	MD12	1/0	8 mA	DDR2 Data bit #12
110	MD11	I/O	8 mA	DDR2 Data bit #11
68	MD10	1/0	8 mA	DDR2 Data bit #10
112	MD9	I/O	8 mA	DDR2 Data bit #9
66	MD8	I/O	8 mA	DDR2 Data bit #8
70	MD7	I/O	8 mA	DDR2 Data bit #7
109	MD6	1/0	8 mA	DDR2 Data bit #6
73	MD5	I/O	8 mA	DDR2 Data bit #5
106	MD4	1/0	8 mA	DDR2 Data bit #4
105	MD3	I/O	8 mA	DDR2 Data bit #3

© 2014 MediaTek Inc.

Page 14 of 52



Pins	Name	Туре	Driv.	Description
69	MD2	1/0	8 mA	DDR2 Data bit #2
107	MD1	1/0	8 mA	DDR2 Data bit #1
71	MD0	1/0	8 mA	DDR2 Data bit #0
83	MA13	0	8 mA	DDR2 Address bit #13
96	MA12	0	8 mA	DDR2 Address bit #12
85	MA11	0	8 mA	DDR2 Address bit #11
92	MA10	0	8 mA	DDR2 Address bit #10
94	MA9	0	8 mA	DDR2 Address bit #9
84	MA8	0	8 mA	DDR2 Address bit #8
95	MA7	0	8 mA	DDR2 Address bit #7
86	MA6	0	8 mA	DDR2 Address bit #6
93	MA5	0	8 mA	DDR2 Address bit #5
82	MA4	0	8 mA	DDR2 Address bit #4
97	MA3	0	8 mA	DDR2 Address bit #3
87	MA2	0	8 mA	DDR2 Address bit #2
88	MA1	0	8 mA	DDR2 Address bit #1
80	MA0	0	8 mA	DDR2 Address bit #0
101	MBA2	0	8 mA	DDR2 MBA #2
99	MBA1	0	8 mA	DDR2 MBA #1
100	MBA0	0	8 mA	DDR2 MBA #0
74	MODT	0	8 mA	DDR2 ODT
81	MRAS	0	8 mA	DDR2 MRAS_N
75	MCAS	0	8 mA	DDR2 MCAS_N
102	MWE	0	8 mA	DDR2 MWE_N
77	MCK_P	0	8 mA	DDR2 MCK_P
76	MCK_N	0	8 mA	DDR2 MCK_N
64	MDQM1	0	8 mA	DDR2 MDQM#1
108	MDQM0	0	8 mA	DDR2 MDQM#0
78	MCS	0	8 mA	DDR2 MCS
72	MDQS1	I/O	8 mA	DDR2 MDQS#1
113	MDQS0	I/O	8 mA	DDR2 MDQS#0
103	MCKE	0	8 mA	DDR2 MCKE
63 115	DDR_IO_VSS_1 DDR_IO_VSS_2	G		DDR IO Ground pins
79 98 116	DDR_IO_1V8D_1 DDR_IO_1V8D_2 DDR_IO_1V8D_3	Р		DDR io Supply power

© 2014 MediaTek Inc.

Page 15 of 52



Pins	Name	Туре	Driv.	Description
90	DDR_IO_VREF_1	A		DDR reference voltage
104	DDR_IO_VREF_2			•
DDR1				
64	MD15	1/0	8 mA	DDR1 Data bit #15
65	MD14	1/0	8 mA	DDR1 Data bit #14
66	MD13	1/0	8 mA	DDR1 Data bit #13
67	MD12	1/0	8 mA	DDR1 Data bit #12
68	MD11	1/0	8 mA	DDR1 Data bit #11
69	MD10	1/0	8 mA	DDR1 Data bit #10
70	MD9	1/0	8 mA	DDR1 Data bit #9
71	MD8	1/0	8 mA	DDR1 Data bit #8
106	MD7	1/0	8 mA	DDR1 Data bit #7
107	MD6	1/0	8 mA	DDR1 Data bit #6
108	MD5	I/O	8 mA	DDR1 Data bit #5
109	MD4	1/0	8 mA	DDR1 Data bit #4
110	MD3	1/0	8 mA	DDR1 Data bit #3
111	MD2	1/0	8 mA	DDR1 Data bit #2
112	MD1	1/0	8 mA	DDR1 Data bit #1
114	MD0	I/O	8 mA	DDR1 Data bit #0
88	MA13	0	8 mA	DDR1 Address bit #13
86	MA12	0	8 mA	DDR1 Address bit #12
85	MA11	0	8 mA	DDR1 Address bit #11
99	MA10	0	8 mA	DDR1 Address bit #10
84	MA9	0	8 mA	DDR1 Address bit #9
83	MA8	0	8 mA	DDR1 Address bit #8
82	MA7	0	8 mA	DDR1 Address bit #7
81	MA6	0	8 mA	DDR1 Address bit #6
80	MA5	0	8 mA	DDR1 Address bit #5
74	MA4	0	8 mA	DDR1 Address bit #4
103	MA3	0	8 mA	DDR1 Address bit #3
102	MA2	0	8 mA	DDR1 Address bit #2
101	MA1	0	8 mA	DDR1 Address bit #1
100	MA0	0	8 mA	DDR1 Address bit #0
97	MBA1	0	8 mA	DDR1 MBA #1
96	MBA0	0	8 mA	DDR1 MBA #0
94	MRAS	0	8 mA	DDR1 MRAS_N
93	MCAS	0	8 mA	DDR1 MCAS_N

© 2014 MediaTek Inc.

Page 16 of 52



Pins	Name	Туре	Driv.	Description
92	MWE	0	8 mA	DDR1 MWE_N
77	MCK_P	0	8 mA	DDR1 MCK_P
76	MCK_N	0	8 mA	DDR1 MCK_N
73	MDQM1	0	8 mA	DDR1 MDQM#1
105	MDQM0	0	8 mA	DDR1 MDQM#0
95	MCS	0	8 mA	DDR1 MCS
72	MDQS1	I/O	8 mA	DDR1 MDQS#1
113	MDQS0	1/0	8 mA	DDR1 MDQS#0
87	MCKE	0	8 mA	DDR1 MCKE
63 75 78 115	DDR_IO_VSS_1 DDR_IO_VSS_2 DDR_IO_VSS_3 DDR_IO_VSS_4	G		DDR IO Ground pins
79 98 116	DDR_IO_1V8D_1 DDR_IO_1V8D_2 DDR_IO_1V8D_3	Р		DDR IO Supply power
90 104	DDR_IO_VREF_1 DDR_IO_VREF_2	Α		DDR reference voltage
PMU				
118 119	LXBK_1 LXBK_2	0		Buck Switching node
122	VOUT_FB	Α		Buck vout feedback pin
117	AVDD33_SMPS	Р		Buck 3.3V Supply power
120 121	AVSS33_SMPS_1 AVSS33_SMPS_2	G		Buck Gound pin
123 124	AVDD33_DDRLDO_1 AVDD33_DDRLDO_2	G		DDRLDO 3.3V Supply power
125	DDRLDO	0		DDRLDO 1.8V/2.5V output voltage
Power				
23 146	SOC_IO_V33D_1 SOC_IO_V33D_2	Р		3.3 V digital I/O power supply
22 58 89 91 145	SOC_CO _V12D_1 SOC_CO _V12D_2 SOC_CO _V12D_3 SOC_CO _V12D_4 SOC_CO _V12D_5	P		1.2 V digital core power supply
EPAD	GND	G		Ground pin
NC				



Pins	Name	Туре	Driv.	Description
37	NC_1	NC		No connected
9	NC_2			
11	NC_3			
12	NC_4			


Total: 156 pins

Note:

IPD: Internal pull-down IPU: Internal pull-up

I : Input
O : Output
IO : Bi-directional
P : Power
G : Ground
NC : Not connected

2.2 MT7688KN DR-QFN (10 mm x 10 mm) 120-Pin Package Diagram



This document contains information that is proprietary to MediaTek Inc.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.






Figure 2-5 MT7688KN DR-QFN Pin Diagram (left view)






Figure 2-6 MT7688KN DR-QFN Pin Diagram (right side view)

© 2014 MediaTek Inc.

Page 20 of 52



2.2.3 Pin Description

2.	2.3 Pin Description				
Pins	Name	Туре	Driv.	Description	
RF					
2 3	WF0_RFION_1 WF0_RFION_2	Α		WFO main path RF I/O	
4 5	WF0_RFIOP_1 WF0_RFIOP_2	Α		WFO main path RF I/O	
1	WF0_LNA_EXT	Α		WFO aux. path LNA input	
116	XTALIN	1		Crystal oscillator input	
118	CLKOUTP	0		XO reference clock output	
114	AVDD33_XTAL	Р		3.3V XTAL Power Supply Pin	
115 117	AVS33_XTAL_1 AVS33_XTAL_2	G		3.3V XTAL Ground Pin	
6	AVDD33_WF0_TX	Р		3.3V RF Channel 0 Suppoly Power	
12	AVDD33_WF1_TX	Р		3.3V RF Channel 1 Suppoly Power	
13	AVDD33_WF1_TRX	Р		1.65V to 3.3V RF Channel 1 Suppoly Po	wer
113	AVDD33_WF_RFDIG	Р		1.65V to 3.3V RF DIG and AFE Suppoly I	Power
119	AVDD33_WF_SX	Р		1.65V to 3.3V RF Supply Power	
120	AVDD33_WF0_TRX	Р		1.65V to 3.3V RF Channel 0 Suppoly Po	wer
WLAN	LED				
85	WLED_N	0	4 mA	WLAN Activity LED	
UARTO) Lite				
28	UART_TXD0	O, IPD	4 mA	UARTO Lite TXD	
29	UART_RXD0	1		UARTO Lite RXD	
UART:	L Lite				
111	UART_TXD1	O, IPU	4 mA	UART1 Lite TXD	
112	UART_RXD1	1		UART1 Lite RXD	
I2S					
14	I2S_SDI	I/O	4 mA	I2S data input	
15	I2S_SDO	O, IPD	4 mA	I2S data output	
16	I2S_WS	0	4 mA	I2S word select	
17	I2S_CLK	I/O	4 mA	I2S clock	
I2C					
19	I2C_SD	I/O	4 mA	I2C Data	
18	I2C_SCLK	I/O	4 mA	I2C Clock	
SPI					
24	SPI_MISO	I/O	4 mA	SPI Master input/Slave output	
25	SPI_MOSI	I/O, IPD	4 mA	SPI Master output/Slave input	
23	SPI_CLK	O, IPU	4 mA	SPI clock	
	MediaT Confide			© 2014 MediaTek Inc.	Page 21 of 52

Confidential

This document contains information that is proprietary to Media Tek Inc.

This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.



Pins	Name	Туре	Driv.	Description
26	SPI_CS0	0	4 mA	SPI chip select0
22	SPI_CS1	O, IPD	4 mA	SPI chip select1
GPIO				
27	GPIO0	I/O, IPD	4 mA	General Purpose I/O
5-Port	ЕРНҮ			
84	EPHY_LEDO _N_JTDO	I/O	4 mA	10/100 PHY Port #0 activity LED, JTAG_TDO
83	EPHY_LED1 _N_JTDI	1/0	4 mA	10/100 PHY Port #1 activity LED, JTAG_TDI
82	EPHY_LED2 _N_JTMS	1/0	4 mA	10/100 PHY Port #2 activity LED, JTAG_TMS
81	EPHY_LED3 _N_JTCLK	1/0	4 mA	10/100 PHY Port #3 activity LED, JTAG_CLK
80	EPHY_LED4 _N_JTRST_N	I/O,	4 mA	10/100 PHY Port #4 activity LED, JTAG_TRST_N
35	EPHY_VRT	Α		Connect to an external resistor to provide accurate bias current
31	MDI_RP_P0	Α		10/100 PHY Port #0 RXP
32	MDI_RN_P0	Α		10/100 PHY Port #0 RXN
33	MDI_TP_P0	Α		10/100 PHY Port #0 TXP
34	MDI_TN_P0	Α		10/100 PHY Port #0 TXN
37	MDI_TP_P1	Α		General purpose IO (SD-XC, eMMCetc)
39	MDI_TN_P1	Α		General purpose IO (SD-XC, eMMCetc)
40	MDI_RP_P1	Α		General purpose IO (SD-XC, eMMCetc)
41	MDI_RN_P1	Α		General purpose IO (SD-XC, eMMCetc)
42	MDI_RP_P2	Α		General purpose IO (SD-XC, eMMCetc)
43	MDI_RN_P2	Α		General purpose IO (SD-XC, eMMCetc)
44	MDI_TP_P2	Α		General purpose IO (SD-XC, eMMCetc)
45	MDI_TN_P2	Α		General purpose IO (SD-XC, eMMCetc)
46	MDI_TP_P3	Α		General purpose IO (SD-XC, eMMCetc)
47	MDI_TN_P3	Α		General purpose IO (SD-XC, eMMCetc)
48	MDI_RP_P3	Α		General purpose IO (SD-XC, eMMCetc)
49	MDI_RN_P3	Α		General purpose IO (SD-XC, eMMCetc)
51	MDI_RP_P4	Α		General purpose IO (SD-XC, eMMCetc)
52	MDI_RN_P4	Α		General purpose IO (SD-XC, eMMCetc)
53	MDI_TP_P4	Α		General purpose IO (SD-XC, eMMCetc)
54	MDI_TN_P4	Α		General purpose IO (SD-XC, eMMCetc)
30	AVDD33_TX_P0	Р		3.3V Supply Power for PO
36	AVDD33_COM	Р		3.3V Supply Power for EPHY COM
38 50	AVDD33_TX_P1234_1 AVDD33_TX_P1234_2	Р		3.3V Supply Power for P1 ~ P4

© 2014 MediaTek Inc.

Page 22 of 52



Pins	Name	Туре	Driv.	Description
Misc.				
106	REF_CLKO	O, IPD	4 mA	Reference Clock Ouptut
108	PORST_N	1		Power on reset
107	WDT_RST_N	0	4 mA	Watchdog Reset
USB PI	НҮ			
58	AVDD33_USB	Р		3.3 V USB PHY analog power supply
57	USB_VRT	Α		Connect to an external 5.1 $k\Omega$ resistor for band-gap reference circuit
60	USB_DM	1/0		USB Port0 data pin Data-
59	USB _DP	I/O		USB Port0 data pin Data+
PCIe P	НҮ			
105	PERST_N	O, IPD	4mA	PCIe device reset
98	PCIE_IO_VSS	G		PCIe Ground pin
101	AVDD12_PCIE	Р		1.2 V PCIE PHY digital power supply
104	AVDD33_PCIE	Р		3.3 V USB PHY analog power supply
103	PCIE_CKP0	0		External reference clock output (positive)
102	PCIE_CKN0	0		External reference clock output (negative)
97	PCIE_TXP0	1/0		PCIe0 differential transmit TX -
96	PCIE_TXN0	1/0		PCIe0 differential transmit TX -
99	PCIE_RXP0	1/0		PCIe0 differential receiver RX -
100	PCIE_RXN0	I/O		PCIe0 differential receiver RX -
PMU				
89 90	LXBK_1 LXBK_2	0		Buck Switching node
93	VOUT_FB	Α		Buck vout feedback pin
87 88	AVDD33_SMPS_1 AVDD33_SMPS_2	Р		Buck 3.3V Supply power
91 92	AVSS33_SMPS_1 AVSS33_SMPS_2	G		Buck Gound pin
94	AVDD33_DDRLDO	Р		DDRLDO 3.3V Supply power
95	DDRLDO	0		DDRLDO 1.8V/2.5V output voltage
Power				
21 86 110	SOC_IO_V33D_1 SOC_IO_V33D_2 SOC_IO_V33D_3	Р		3.3 V digital I/O power supply



Pins	Name	Туре	Driv.	Description
20	SOC_CO _V12D_1	Р		1.2 V digital core power supply
55	SOC_CO _V12D_2			
56	SOC_CO _V12D_3			
71	SOC_CO _V12D_4			
72	SOC_CO _V12D_5			
74 75	SOC_CO _V12D_6			
75 109	SOC_CO _V12D_7 SOC_CO _V12D_8			
		_		
EPAD	GND	G		Ground pin
NC				
	NC 4	NC		No service sheet
64 65	NC_1	NC		No connected
65 68	NC_2			
69	NC_3 NC_4			
70	NC_5			
70 7	NC_6			
8	NC_7			
9	NC_8			
10	NC_9			
11	NC_10			

Total: 120 pins

Note:

IPD: Internal pull-down IPU: Internal pull-up

I : Input
O : Output
IO : Bi-directional
P : Power
G : Ground
NC : Not connected

2.3 Pin Sharing Schemes

Some pins are shared with GPIO to provide maximum flexibility for system designers. The MT7688 provides up to 41 GPIO pins. Users can configure GPIO1_MODE and GPIO2_MODE registers in the System Control block to specify the pin function, or they can use the registers specified below. For more information, see the Programmer's Guide. Unless specified explicitly, all the GPIO pins are in input mode after reset.

2.3.1 GPIO pin share scheme

I/O Pad Group	Normal Mode	GPIO Mode
UART1	UART_RXD1	GPIO#46
	UART_TXD1	GPIO#45
WLED_AN	WLED_N (7688AN)	GPIO#44
PO_LED_AN	EPHY_LEDO_N_JTDO (7688AN)	GPIO#43

MediaTek © 2014 MediaTek Inc. Page 24 of 52 Confidential



I/O Pad Group		Normal Mode	GPIO Mode
P1_LED_AN		EPHY_LED1_N_JTDI (7688AN)	GPIO#42
P2_LED_AN		EPHY_LED2_N_JTMS (7688AN)	GPIO#41
P3_LED_AN		EPHY_LED3_N_JTCLK (7688AN)	GPIO#40
P4_LED_AN		EPHY_LED4_N_JTRST_N (7688AN)	GPO#39
WDT		WDT_RST_N	GPO#38
REFCLK		REF_CLKO	GPIO#37
PERST		PERST_N	GPIO#36
WLED_KN		WLED_N (7688KN)	GPIO#35
PO_LED_KN		EPHY_LEDO_N_JTDO (7688KN)	GPIO#34
P1_LED_KN		EPHY_LED1_N_JTDI (7688KN)	GPIO#33
P2_LED_KN		EPHY_LED2_N_JTMS (7688KN)	GPIO#32
P3_LED_KN		EPHY_LED3_N_JTCLK (7688KN)	GPIO#31
P4_LED_KN		EPHY_LED4_N_JTRST_N (7688KN)	GPIO#30
SD / eMMC		MDI_TN_P4	GPIO#29
		MDI_TP_P4	GPIO#28
		MDI_RN_P4	GPIO#27
		MDI_RP_P4	GPIO#26
		MDI_RN_P3	GPIO#25
		MDI_RP_P3	GPIO#24
		MDI_TN_P3	GPIO#23
		MDI_TP_P3	GPIO#22
UART2 / eMMC		MDI_TN_P2	GPIO#21
		MDI_TP_P2	GPIO#20
PWM1 / eMMC		MDI_RN_P2	GPO#19
PWM0 / eMMC		MDI_RP_P2	GPO#18
SPIS		MDI_RN_P1	GPIO#17
		MDI_RP_P1	GPIO#16
		MDI_TN_P1	GPO#15
		MDI_TP_P1	GPIO#14
UARTO		UART_RXD0	GPIO#13
		UART_TXD0	GPIO#12
GPIO		GPIO0	GPIO#11
SPI		SPI_CS0	GPIO#10
		SPI_MISO	GPIO#9
		SPI_MOSI	GPIO#8
		SPI_CLK	GPIO#7
SPI_CS1		SPI_CS1	GPIO#6
	ModiaTola	= @ 2014 ModiaTak Inc	Page 25 of 52

© 2014 MediaTek Inc.

Page 25 of 52



I/O Pad Group	Normal Mode	GPIO Mode
I2C	I2C_SD	GPO#5
	I2C_SCLK	GPO#4
12S	I2S_CLK	GPIO#3
	12S_WS	GPIO#2
	I2S_SDO	GPIO#1
	I2S_SDI	GPO#0

2.3.2 UART1 pin share scheme

Controlled by the UART1 MODE register.

Pin Name	2'b00 UART-Lite #1	2'b01 GPIO	2'b10 PWM	2'b11 TRX_SW
UART1_RXD	UART1_RXD	GPIO#46	PWM_CH1	-
UART1_TXD	UART1_TXD	GPIO#45	PWM_CH0	

2.3.3 MT7688AN EPHY LED pin share scheme

Controlled by the P# LED AN MODE registers

Pin Name	Bootstrapping	Bootstrapping	
riii Naille	(DBG_JTAG_MODE=1)	(DBG_JTAG_MODE=0)	
		P4_LED_AN_MODE =2'b00	P4_LED_AN_MODE =2'b01
EPHY_LED4_N_JTRST_N	JTAG_RST_N	EPHY_LED4_N	GPIO#39
		P3_LED_AN_MODE =2'b00	P3_LED_AN_MODE =2'b01
EPHY_LED3_N_JTCLK	JTAG_CLK	EPHY_LED3_N	GPIO#40
		P2_LED_AN_MODE =2'b00	P2_LED_AN_MODE =2'b01
EPHY_LED2_N_JTMS	JTAG_TMS	EPHY_LED2_N	GPIO#41
		P1_LED_AN_MODE =2'b00	P1_LED_AN_MODE =2'b01
EPHY_LED1_N_JTDI	JTAG_TDI	EPHY_LED1_N	GPIO#42
		P0_LED_AN_MODE =2'b00	P0_LED_AN_MODE =2'b01
EPHY_LEDO_N_JTDO	JTAG_TDO	EPHY_LEDO_N	GPIO#43

2.3.4 MT7688AN WLAN LED pin share scheme

Controlled by the WLED_AN_MODE registers

Pin Name	2'b00	2'b01
WLED_N	WLED_N	GPIO#44

MediaTek © 2014 MediaTek Inc. Confidential

Page 26 of 52



2.3.5 MT7688KN EPHY LED pin share scheme

Controlled by the P# LED KN MODE registers

Controlled by the P#_LED_KN_MODE registers				
Pin Name	Bootstrapping (DBG_JTAG_MODE=1)	Bootstrapping (DBG_JTAG_MODE=0)		
		P4_LED_KN_MODE =2'b00	P4_LED_KN_MODE =2'b01	
EPHY_LED4_N_JTRST_N	JTAG_RST_N	EPHY_LED4_N	GPIO#30	
		P3_LED_KN_MODE =2'b00	P3_LED_KN_MODE =2'b01	
EPHY_LED3_N_JTCLK	JTAG_CLK	EPHY_LED3_N	GPIO#31	
		P2_LED_KN_MODE =2'b00	P2_LED_KN_MODE =2'b01	
EPHY_LED2_N_JTMS	JTAG_TMS	EPHY_LED2_N	GPIO#32	
		P1_LED_KN_MODE =2'b00	P1_LED_KN_MODE =2'b01	
EPHY_LED1_N_JTDI	JTAG_TDI	EPHY_LED1_N	GPIO#33	
		P0_LED_KN_MODE =2'b00	P0_LED_KN_MODE =2'b01	
EPHY_LEDO_N_JTDO	JTAG_TDO	EPHY_LEDO_N	GPIO#34	

2.3.6 MT7688KN WLAN LED pin share scheme

Controlled by the WLED_KN_MODE registers

Pin Name	2'b00	2'b01
WLED_N	WLED_N	GPIO#35

2.3.7 PERST_N pin share scheme

Controlled by the PERST_ MODE register.

Pin Name	1'b0	1'b1
PERST_N	PERST_N	GPIO#36

2.3.8 WDT_RST_N pin share scheme

Controlled by the WDT _MODE register.

Pin Name	1'b0	1'b1
WDT_RST_N	WDT_RST_N	GPIO#37

2.3.9 REF_CLKO pin share scheme

Controlled by the REFCLK _MODE register.

Pin Name	1'b0	1'b1

MediaTek Inc. © 2014 MediaTek Inc.



Pin Name	1'b0	1'b1
REF_CLKO	REF_CLKO	GPIO#38

2.3.10 UARTO pin share scheme

Controlled by the UARTO _MODE register.

Pin Name	1'b0	1'b1
UART_TXD0	UART_TXD0	GPIO#12
UART_TXD0	UART_RXD0	GPIO#13

2.3.11 GPIO0 pin share scheme

Controlled by GPIO_MODE register.

Pin Name	2'b00	2'b01	2'b10	2'b11
GPIO0	GPIO#11	GPIO#11	REF_CLKO	PERST_N

2.3.12 SPI pin share scheme

Controlled by SPI MODE register.

Pin Name	1'b0	1'b1
SPI_CLK	SPI_CLK	GPO#7
SPI_MOSI	SPI_MOSI	GPO#8
SPI_MISO	SPI_MISO	GPIO#9
SPI_CS0	SPI_CS0	GPIO#10

2.3.13 SPI_CS1 pin share scheme

Controlled by SPI CS1 MODE register.

Pin Name	2'b00	2'b01	2'b10
SPI CS1	SPI CS1	GPIO#6	REF CLKO

2.3.14 I2C pin share scheme

Controlled by I2C_MODE register.

Pin Name	2'b00	2'b01
I2C_SCLK	I2C_SCLK	GPIO#4
I2C_SD	I2C_SD	GPIO#5

2.3.15 I2S pin share scheme

Controlled by I2S MODE register.

Pin Name	2'b00	2'b01	2'b10
I2S_SDI	I2C_SCLK	GPIO#0	PCMDRX

MediaTek © 2014 MediaTek Inc.

Page 28 of 52



Pin Name	2'b00	2'b01	2'b10
I2S_SDO	I2C_SD	GPIO#1	PCMDTX
I2S_WS	I2C_SCLK	GPIO#2	PCMCLK
I2S_CLK	I2C_SD	GPIO#3	PCMFS

2.3.16 SD pin share scheme

Controlled by the EPHY APGIO AIO EN[4:1] and SD MODE registers

	EPHY_APGIO_AIO_EN[4:1] =4'b0000	EPHY_APGIO_AIO_EN[4:1] =4'b1111	
Pin Name		SD_MODE =2'b00	SD_MODE =2'b01
MDI_TP_P3	MDI_TP_P3	SD_WP	GPIO#22
MDI_TN_P3	MDI_TN_P3	SD_CD	GPIO#23
MDI_RP_P3	MDI_RP_P3	SD_D1	GPIO#24
MDI_RN_P3	MDI_RN_P3	SD_D0	GPIO#25
MDI_RP_P4	MDI_RP_P4	SD_CLK	GPIO#26
MDI_TN_P4	MDI_TN_P4	SD_D2	GPIO#27
MDI_RN_P4	MDI_RN_P4	SD_CMD	GPIO#28
MDI_TP_P4	MDI_TP_P4	SD_D3	GPIO#29

2.3.17 eMMC pin share scheme

Controlled by the EPHY APGIO AIO EN[4:1] and SD MODE registers

	EPHY_APGIO_AIO_EN[4:1] =4'b0000	EPHY_APGIO_AIO_EN[4:1] =4'b1111		
Pin Name		SD_MODE =2'b00	SD_MODE =2'b01	
MDI_TP_P3	MDI_TP_P3	eMMC_WP	GPIO#22	
MDI_TN_P3	MDI_TN_P3	eMMC_CD	GPIO#23	
MDI_RP_P3	MDI_RP_P3	eMMC_D1	GPIO#24	
MDI_RN_P3	MDI_RN_P3	eMMC_D0	GPIO#25	
MDI_RP_P4	MDI_RP_P4	eMMC_CLK	GPIO#26	
MDI_TN_P4	MDI_TN_P4	eMMC_D2	GPIO#27	
MDI_RN_P4	MDI_RN_P4	eMMC_CMD	GPIO#28	
MDI TP P4	MDI TP P4	eMMC D3	GPIO#29	

2.3.18 UART2 pin share scheme

Controlled by the EPHY APGIO AIO EN[4:1] and UART2 MODE registers

	4'b0000	4'b1111			

MediaTek Confidential © 2014 MediaTek Inc.

Page 29 of 52



Pin Name		2'b00	2'b01	2'b10	2'b11
MDI_TP_P2	MDI_TP_P2	UART_TXD2	GPIO#20	PWM_CH2	eMMC_D5
MDI_TN_P2	MDI_TN_P2	UART_RXD2	GPIO#21	PWM_CH3	eMMC_D4

2.3.19 PWM_CH1 pin share scheme

Controlled by the EPHY_APGIO_AIO_EN[4:1] and PWM1_MODE registers

	4'b0000	4'b1111			
Pin Name		2'b00	2'b01	2'b10	2'b11
MDI_RN_P2	MDI_RN_P2	PWM_CH1	GPIO#19		eMMC_D6

2.3.20 PWM_CH0 pin share scheme

Controlled by the EPHY_APGIO_AIO_EN[4:1] and PWM0_MODE registers

	4'b0000	4'b1111			
Pin Name		2'b00	2'b01	2'b10	2'b11
MDI_RP_P2	MDI_RP_P2	PWM_CH0	GPIO#18		eMMC_D7

2.3.21 SPIS pin share scheme

Controlled by the EPHY APGIO AIO EN[4:1] and SPIS MODE registers

Controlled by the Elitti_ti Glo_tio_EN[4.1] and of is_inobe registers						
	4'b0000	4'b1111				
Pin Name		2'b00	2'b01	2'b10	2'b11	
MDI_TP_P1	MDI_TP_P1	SPIS_CS	GPIO#14		PWM_CH0	
MDI_TN_P1	MDI_TN_P1	SPIS_CLK	GPIO#15		PWM_CH1	
MDI_RP_P1	MDI_RP_P1	SPIS_MISO	GPIO#16		UART_TXD2	
MDI_RN_P1	MDI_RN_P1	SPIS_MOSI	GPIO#17		UART_RXD2	

2.3.22 Pin share function description

Pin Share Name	1/0	Pin Share Function description
PCMDTX	0	PCM Data Transmit DATA signal sent from the PCM host to the external codec.
PCMDRX	1	PCM Data Receive DATA signal sent from the external codec to the PCM host.



Pin Share Name	I/O	Pin Share Function description
PCMCLK	1/0	PCM Clock The clock signal can be generated by the PCM host (Output direction), or provided by an external clock (input direction). The clock frequency should match the slot configuration of the PCM host. e.g. 4 slots, PCM clock out/in should be 256 kHz. 8 slots, PCM clock out/in should be 512 kHz. 16 slots, PCM clock out/in should be 1.024 MHz. 32 slots, PCM clock out/in should be 2.048 MHz. 64 slots, PCM clock out/in should be 4.096 MHz. 128 slots, PCM clock out/in should be 8.192 MHz.
PCMFS	I/O	PCM SYNC signal. In our design, the direction of this signal is independent of the direction of PCMCLK. Its direction and mode is configurable.
PWM_CH0	0	Pulse Width Modulation Channle 0
PWM_CH1	0	Pulse Width Modulation Channle 1
PWM_CH2	0	Pulse Width Modulation Channle 2
PWM_CH3	0	Pulse Width Modulation Channle 3

2.4 Bootstrapping Pins Description

Pin Name	Boot Strapping Signal Name	Description
UART_TXD1	DBG_JTAG_MODE	0: JTAG_MODE 1: EPHY_LED (default)
PERST_N	XTAL_FREQ_SEL	0: 25 MHz DIP 1: 40 MHz SMD
12S_SDO	DRAM_TYPE	1: DDR1 0: DDR2 [note] This pin is valid for MT7688AN only. It needs to be pull-low for 7688KN which only supports DDR1.
{SPI_MOSI SPI_CLK, SPI_CS1}	CHIP_MODE[2:0]	A vector to set chip function/test/debug modes. 000: Boot from PLL (boot from SPI 3-Byte Addr) 001: Boot from PLL (boot from SPI 4-Byte Addr) 010: Boot from XTAL (boot from SPI 3-Byte Addr) 011: Boot from XTAL (boot from SPI 4-Byte Addr)
UART_TXD0	EXT_BGCK	1: Test Mode 0: Normal (default)



3. Maximum Ratings and Operating Conditions

3.1 Absolute Maximum Ratings

I/O supply voltage 3.63 V
Input, Output, or I/O Voltage GND -0.3 V to Vcc +0.3 V

Table 3-1 Absolute Maximum Ratings

3.2 Maximum Temperatures

Maximum Junction Temperature (Plastic Package)	125 °C
Maximum Lead Temperature (Soldering 10 s)	260 °C

Table 3-2 Maximum Temperatures

3.3 Operating Conditions

I/O supply voltage	3.3 V +/- 10%
DDR1 supply voltage	2.5 V +/- 5%
DDR2 supply voltage	1.8 V +/- 5%
Core supply voltage	1.2 V +/- 10%
Ambient Temperature Range	-20 to 55 °C

Table 3-3 Operating Conditions

Table 3-4 Thermal Characteristics

3.4 Storage Conditions

The calculated shelf life in a sealed bag is 12 months if stored between 0 °C and 40 °C at less than 90% relative humidity (RH). After the bag is opened, devices that are subjected to solder reflow or other high temperature processes must be handled in the following manner:

- Mounted within 168 hours of factory conditions, i.e. < 30 °C at 60% RH.
- Storage humidity needs to maintained at < 10% RH.
- Baking is necessary if the customer exposes the component to air for over 168 hrs, baking conditions: 125
 °C for 8 hrs.

3.5 External Xtal Specfication

Frequency			25 MHz/ 40 Mhz
Frequency offset			+/-7ppm @ 25 $^{\circ}\mathrm{C}$ +/-15ppm @ -40 $^{\circ}\mathrm{85}$ $^{\circ}\mathrm{C}$
Load Capacitance (CL)			13pF
Shunt Capacitance (Co)		7.0 pF MAX
	MediaTek	© 2014 MediaTek Inc.	Page 32 of 52

Confidential



Pulling Sensitivity (TS)

20ppm /pF (Load @ 13pF)

Table 3-5 External Xtal Specifications

3.6 DC Electrical Characteristics

Parameters	Sym	Conditions	Min	Тур	Max	Unit
3.3 V supply voltage (IO)	Vddc33		2.97	3.3	3.63	V
2.5V supply voltage (DDR1)	Vdd25		2.375	2.5	2.625	V
1.8 V supply voltage (DDR2)	Vdd18		1.71	1.8	1.89	V
1.2 V supply voltage	Vdd12		1.14	1.2	1.32	V
3.3 V current consumption	Icc33			340	820	mA
1.2 V current consumption	Icc12			150	320	mA
1.8V DDR2 Current	Icc18			50	160	mA

^{**}Test condition: 1T1R(HT40/MCS7), LAN x 1, USB (SAMBA), PCIe OFF

Table 3-6 DC Electrical Characteristics

Vdd=2.5V (DDR1)	Min	Тур	Max
Vdd	2.375	2.5	2.625
VIH	VREF+0.15		Vdd25+0.3
VIL	-0.3		VREF-0.15
VOH	0.8*Vdd25		
VOL			0.2*Vdd25
IOL			
IOH			

Table 3-7 Vdd 2.5V Electrical Characteristics

Vdd=1.8V (DDR2)	Min	Тур	Max
Vdd	1.71	1.8	1.89
VIH	VREF+0.125		Vdd18+0.3
VIL	-0.3		VREF-0.125
VOH	1.42		
VOL			0.28
IOL			

MediaTek Confidential © 2014 MediaTek Inc.

Page 33 of 52



IOH		
ЮП		

Table 3-8 Vdd 1.8V Electrical Characteristics

Vdd=3.3V	Min	Тур	Max
Vdd	2.97V	3.3V	3.63V
VIH	2.0V		Vdd33+0.3
VIL	-0.3		0.8V
VOH	2.4V		
VOL			0.4V
IOL			
IOH			

Table 3-9 Vdd 3.3V Electrical Characteristics

3.7 AC Electrical Characteristics



3.7.1 DDR2 SDRAM Interface

The DDR2 SDRAM interface complies with 200 MHz timing requirements for standard DDR2 SDRAM. The interface drivers are SSTL_18 drivers matching the EIA/JEDEC standard JESD8-15A.




Figure 3-1 DDR2 SDRAM Command




Figure 3-2 DDR2 SDRAM Write data




Figure 3-3 DDR2 SDRAM Read data

MediaTek Confidential

© 2014 MediaTek Inc.

Page 35 of 52




Symbol	Description	Min	Max	Unit	Remark
tCK(avg)	Clock cycle time	5	-	ns	
tAC	DQ output access time from SDRAM CLK	-0.6	0.6	ns	
tDQSCK	DQS output access time from SDRAM CLK	-0.5	0.5	ns	
tCH	SDRAM CLK high pulse width	0.48	0.52	tCK(avg)	
tCL	SDRAM CLK low pulse width	0.48	0.52	tCK(avg)	
tHP	SDRAM CLK half period	Min(tCH,tCL)	-	ns	
tIS	Address and control input setup time	0.75	-	ns	
tIH	Address and control input hold time	0.75	-	ns	
tDQSQ	Data skew of DQS and associated DQ	-	0.4	ns	
tQH	DQ/DQS output hold time from DQS	tHP-0.5	-	ns	
tRPRE	DQS read preamble	0.9	1.1	tCK	
tRPST	DQS read postamble	0.4	0.6	tCK	
tDQSS	DQS rising edge to CK rising edge	-0.25	0.25	tCK	
tDQSH	DQS input-high pulse width	0.35	-	tCK	
tDQSL	DQS input-low pulse width	0.35	-	tCK	
tDSS	DQS falling edge to SDRAM CLK setup time	0.2	-	tCK	
tDSH	DQS falling edge hold time from SDRAM CLK	0.2	-	tCK	
tWPRE	DQS write preamble	0.35	-	tCK	
tWPST	DQS write postamble	0.4	0.6	tCK	
tDS	DQ and DQM input setup time	*0.4	-	ns	
tDH	DQ and DQM input hold time	*0.4	-	ns	


Table 3-10 DDR2 SDRAM Interface Diagram Key

NOTE: Depends on slew rate of DQS and DQ/DQM for single ended DQS.



3.7.2 SPI Interface





NOTE: 1) SPI_CLK is a gated clock.
2) SPI_CS is controlled by software

Figure 3-4 SPI Interface

Symbol	Description	Min	Max	Unit	Remark
t_SPI_IS	Setup time for SPI input	6.0	-	ns	
t_SPI_IH	Hold time for SPI input	-1.0	-	ns	
t_SPI_OVLD	SPI_CLK to SPI output valid	-2.0	3.0	ns	output load: 5 pF

Table 3-11 SPI Interface Diagram Key



3.7.3 I²S Interface




Figure-3-5 I2S Interface

Symbol	Description	Min	Max	Unit	Remark
t_I2S_IS	Setup time for I2S input (data & WS)	3.5	-	ns	
t_I2S_IH	Hold time for I2S input (data & WS)	0.5	-	ns	
t_I2S_OVLD	I2S_CLK to I2S output (data & WS) valid	2.5	10.0	ns	output load: 5 pF

Table 3-12 I2S Interface Diagram Key



3.7.4 PCM Interface




Figure 3-6 PCM Interface

t_PCM_IH

t_PCM_IS

Symbol	Description	Min	Max	Unit	Remark
t_PCM_IS	Setup time for PCM input to PCM_CLK fall	3.0	-	ns	
t_PCM_IH	Hold time for PCM input to PCM_CLK fall	1.0	-	ns	
t_PCM_OVLD	PCM_CLK rise to PCM output valid	10.0	35.0	ns	output load: 5 pF

Table 3-13 PCM Interface Diagram Key



3.7.5 Power On Sequence




Figure 3-7 Power ON Sequence

Table 3-14 Power ON Sequence Diagram Key



3.8 Package Physical Dimensions

3.8.1 DR-QFN (10 mm x 10 mm) 128 pins

3.8.1.1 Top View





Figure 3-8 Top View

3.8.1.2 Side View




3.8.1.3 "B" Expanded

Figure 3-9 Side View

MediaTek Confidential © 2014 MediaTek Inc.

Page 41 of 52





3.8.1.4 Bottom View




Figure 3-11 Botton view

Figure 3-10 "B" Expanded

3.8.1.5 Package Diagram Key

Item	SYMBOL	MIN.	NOM.	MAX.		
TOTAL THICKNESS	A	0.80	0.85	0.90		
LEAD STAND OFF.	A1	0.00	0.02	0.05		
MOLD THICKNESS	A2	0.65	0.70	0.75		
L/F THICKNESS	A3	0.15 REF.				
LEAD WIDTH	b	0.18	0.22	0.30		
	D					
PACKAGE SIZE	E	9.90	10.00	10.10		
and the same	D1		9.75 BSC	2		
Mold Edge size	E1	9.75 BSC				
E-PAD size	D2	5.90	6.00	6.10		
E-PAD SIZE	E2	6.40	6.50	6.60		
LEAD LENGTH	L	0.20	0.30	0.40		
LEAD PITCH (BSC.)	eT	eT 0.50 BSC				
LEAD PITCH (BSC.)	eR	0.50 BSC				
ANGLE	01	5' 15'		15"		
LEAD ARC	R	0.09 0.1		0.14		
Lead to E-PAD Toler-ance	к	0.20				
PKG EDGE TOLER-ANCE	qqq		0.10			
PACKAGE PROFILE OF A SURFACE	bbb	0.10				
LEAD PROFILE OF A SURFACE	ccc	0.10				
LEAD POSITION	ddd	0.05				
LEAD PROFILE OF A SURFACE	eee	0.08				
EPAD POSTION	fff:	0.10				
Mold edge OF A & C SURFACE	ggg 0.20					



3.8.2 DR-QFN (12 mm x 12 mm) 156 pins

3.8.2.1 Top View




Figure 3-12 Top View

3.8.2.2 Side View

3.8.2.3 "B" Expanded




Figure 3-14 "B" Expanded

MediaTek © 2014 MediaTek Inc. Page 43 of 52 Confidential

This document contains information that is proprietary to MediaTek Inc.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.

3.8.2.4 Bottom View




Figure 3-15 Bottom View



3.8.2.5 Package Diagram Key

Item	SYMBOL	MIN.	NOM.	MAX.		
TOTAL THICKNESS	Α	0.80	0.85	0.90		
LEAD STAND OFF.	A1	0.00	0.02	0.05		
MOLD THICKNESS	A2	0.65	0.70	0.75		
L/F THICKNESS	A3	0.15 REF.				
LEAD WIDTH	b	0.18	0.22	0.30		
	D	75059201	8433787	90 tare area		
PACKAGE SIZE	E	11.90	12.00	12,10		
22000 22000 Auto	D1	11.75 BSC				
Mold Edge size	E1	11.75 BSC				
E DAD size	D2	5.70	5.80	5.90		
E-PAD size	E2	5.70	5.80	5.90		
LEAD LENGTH	Ľ	0.20	0.30	0.40		
LEAD PITCH (BSC.)	eT	0.50 BSC				
LEAD PITCH (BSC.)	eR	0.50 BSC				
ANGLE	01	5' 15'		15"		
LEAD ARC	R	0.09		0.14		
Lead to E-PAD Toler-ance	К	0.20				
PKG EDGE TOLER-ANCE	000	0.10				
PACKAGE PROFILE OF A SURFACE	bbb	0.10				
LEAD PROFILE OF A SURFACE	ccc	0.10				
LEAD POSITION	ddd	0.05				
LEAD PROFILE OF A SURFACE	eee	0.08				
EPAD POSTION	fff	0.10				
Mold edge OF A & C SURFACE	999	0.20				

3.8.3 MT7688 AN/KN marking





YYWW: Date code
LLLLLLLL: Lot number
".": Pin #1 dot

Figure 3-16 MT7688AN top marking



YYWW: Date code
LLLLLLLLL: Lot number
".": Pin #1 dot

Figure 3-17 MT7688KN top marking



3.8.4 Reflow profile guideline




Figure 3-18 Reflow profile for MT7688

Notes;

- 1. Reflow profile guideline is designed for SnAgCulead-free solder paste.
- 2. Reflow temperature is defined at the solder ball of package/or the lead of package.
- 3. MTK would recommend customer following the solder paste vendor's guideline to design a profile appropriate your line and products.
- 4. Appropriate N2 atmosphere is recommended since it would widen the process window and mitigate the risk for having solder open issues.



4. Abbreviations

Abbrev.	Description
AC	Access Category
ACK	Acknowledge/ Acknowledgement
ACPR	Adjacent Channel Power Ratio
AD/DA	Analog to Digital/Digital to Analog converter
ADC	Analog-to-Digital Converter
AES	Advanced Encryption Standard
AGC	Auto Gain Control
AIFS	Arbitration Inter-Frame Space
AIFSN	Arbitration Inter-Frame Spacing Number
ALC	Asynchronous Layered Coding
A-MPDU	Aggregate MAC Protocol Data Unit
A-MSDU	Aggregation of MAC Service Data Units
AP	Access Point
ASIC	Application-Specific Integrated Circuit
ASME	American Society of Mechanical Engineers
ASYNC	Asynchronous
BA	Block Acknowledgement
BAC	Block Acknowledgement Control
BAR	Base Address Register
BBP	Baseband Processor
BGSEL	Band Gap Select
BIST	Built-In Self-Test
BSC	Basic Spacing between Centers
BJT	
BSSID	Basic Service Set Identifier
BW	Bandwidth
CCA	Clear Channel Assessment
CCK	Complementary Code Keying
CCMP	Counter Mode with Cipher Block Chaining Message Authentication Code Protocol
CCX	Cisco Compatible Extensions
CF-END	Control Frame End
CF-ACK	Control Frame Acknowledgement
CLK	Clock

Abbrev.	Description
CPU	Central Processing Unit
CRC	Cyclic Redundancy Check
CSR	Control Status Register
CTS	Clear to Send
CW	Contention Window
CWmax	Maximum Contention Window
CWmin	Minimum Contention Window
DAC	Digital-To-Analog Converter
DCF	Distributed Coordination Function
DDONE	DMA Done
DDR	Double Data Rate
DFT	Discrete Fourier Transform
DIFS	DCF Inter-Frame Space
DMA	Direct Memory Access
DSP	Digital Signal Processor
DW	DWORD
EAP	Expert Antenna Processor
EDCA	Enhanced Distributed Channel Access
EECS	EEPROM chip select
EEDI	EEPROM data input
EEDO	EEPROM data output
EEPROM	Electrically Erasable Programmable Read-Only Memory
eFUSE	electrical Fuse
EESK	EEPROM source clock
EIFS	Extended Inter-Frame Space
EIV	Extend Initialization Vector
EVM	Error Vector Magnitude
FDS	Frequency Domain Spreading
FEM	Front-End Module
FEQ	Frequency Equalization
FIFO	First In First Out
FSM	Finite-State Machine
GF	Green Field
GND	Ground
GP	General Purpose
GPO	General Purpose Output
GPIO	General Purpose Input/Output

MediaTek Confidential © 2014 MediaTek Inc.

Page 48 of 52



Abbrev.	Description
HCCA	HCF Controlled Channel Access
HCF	Hybrid Coordination Function
HT	High Throughput
HTC	High Throughput Control
ICV	Integrity Check Value
IFS	Inter-Frame Space
iNIC	Intelligent Network Interface Card
IV	Initialization Vector
I ² C	Inter-Integrated Circuit
I ² S	Integrated Inter-Chip Sound
1/0	Input/Output
IPI	Idle Power Indicator
IQ	In phase/Quadrature phase
JEDEC	Joint Electron Devices Engineering Council
JTAG	Joint Test Action Group
kbps	kilo (1000) bits per second
KB	Kilo (1024) Bytes
LDO	Low-Dropout Regulator
LDODIG	LDO for DIGital part output voltage
LED	Light-Emitting Diode
LNA	Low Noise Amplifier
LO	Local Oscillator
L-SIG	Legacy Signal Field
MAC	Medium Access Control
MCU	Microcontroller Unit
MCS	Modulation and Coding Scheme
MDC	Management Data Clock
MDIO	Management Data Input/Output
MEM	Memory
MFB	MCS Feedback
MFS	MFB Sequence
MIC	Message Integrity Code
MIMO	Multiple-Input Multiple-Output
MLNA	Monolithic Low Noise Amplifier
MM	Mixed Mode
MOSFET	Metal Oxide Semiconductor Field Effect Transistor
MPDU	MAC Protocol Data Units
MSB	Most Significant Bit

Abbrev.	Description
NAV	Network Allocation Vector
NAS	Network-Attached Server
NAT	Network Address Translation
NDP	Null Data Packet
NVM	Non-Volatile Memory
ODT	On-die Termination
Oen	Output Enable
OFDM	Orthogonal Frequency-Division Multiplexing
OSC	Open Sound Control
PA	Power Amplifier
PAPE	Provider Authentication Policy Extension
PBC	Push Button Configuration
PBF	Packet Buffer
PCB	Printed Circuit Board
PCF	Point Coordination Function
PCM	Pulse-Code Modulation
PHY	Physical Layer
PIFS	PCF Interframe Space
PLCP	Physical Layer Convergence Protocol
PLL	Phase-Locked Loop
PME	Physical Medium Entities
PMU	Power Management Unit
PN	Packet Number
PROM	Programmable Read-Only Memory
PSDU	Physical layer Service Data Unit
PSI	Power supply Strength Indication
PSM	Power Save Mode
PTN	Packet Transport Network
QoS	Quality of Service
RDG	Reverse Direction Grant
RAM	Random Access Memory
RF	Radio Frequency
RGMII	Reduced Gigabit Media Independent Interface
RH	Relative Humidity
RoHS	Restriction on Hazardous Substances
ROM	Read-Only Memory

MediaTek Confidential © 2014 MediaTek Inc.



ation
terface
terface
ity
n Access
,
itor
me
ol
on

Abbrev.	Description
TSSI	Transmit Signal Strength Indication
Tx	Transmit
TxBF	Transmit Beamforming
TXD	Transmitted Data
TXDAC	Transmit Digital-Analog Converter
TXINFO	Transmit Information
TXOP	Opportunity to Transmit
TXWI	Tx Wireless Information
UART	Universal Asynchronous Rx/Tx
USB	Universal Serial Bus
UTIF	Universal Test Interface
VGA	Variable Gain Amplifier
VCO	Voltage Controlled Amplifier
VIH	High Level Input Voltage
VIL	Low Level Input Voltage
VoIP	Voice over IP
WCID	Wireless Client Identification
WEP	Wired Equivalent
WI	Wireless Information
WIV	Wireless Information Valid
WMM	Wi-Fi Multimedia
WPA	Wi-Fi Protected Access
WPDMA	Wireless Polarization Division Multiple Access
WS	Word Select



5. Revision History

Rev	Date	Description
1.0	2012/07/09	Initial Release
1.1	2012/07/18	Update SPI_WP/SPI_HOLD GPO table
1.2	2012/08/20	Fix DRQFN internal pad size typo
1.3	2012/09/12	Add IR reflow guideline

This product is not designed for use in medical and/or life support applications. Do not use this product in these types of equipment or applications. This document is subject to change without notice and Ralink assumes no





responsibility for any inaccuracies that may be contained in this document. Ralink reserves the right to make changes in its products to improve function, performance, reliability, and to attempt to supply the best product possible.