
Lab 4

Instructions

- Construct the circuitry for an ALU as shown in this handout.
- The ALU already has three arithmetic operations that are addition, subtraction and multiplication.
- Add one shift left logical and one shift right logical in the ALU which will shift the A input.
- To accomplish this lab you have to add two modules which are one shift left logical and one shift right logical.
- You also need to modify the 3-to-1 MUX to 5-to-1 MUX.

Here is an 32-bit ALU with 5 simple instructions:




2-to-1 MUX

```
module mux32two(i0,i1,sel,out);
input [31:0] i0,i1;
input sel;
output [31:0] out;
assign out = sel ? i1 : i0;
endmodule
```

3-to-1 MUX

```
module mux32three(i0,i1,i2,sel,out);
input [31:0] i0,i1,i2;
input [1:0] sel;
output [31:0] out;
reg [31:0] out;
always @ (i0 or i1 or i2 or sel)
begin
  case (sel)
    2'b00: out = i0;
    2'b01: out = i1;
    2'b10: out = i2;
    default: out = 32'bx;
  endcase
end
endmodule
```

Here is an 32-bit ALU with 5 simple instructions:



```
module mul16(i0,i1,prod);
input [15:0] i0,i1;
output [31:0] prod;

// this is a magnitude multiplier
// signed arithmetic later
assign prod = 10 * i1;
endmodule
```

```
module sub32(10,11,diff);
input [31:0] 10,11;
output [31:0] diff;
assign diff = 10 - 11;
endmodule
```

```
A[31:0]
                                                                           B[31:0]
 Given submodules:
                       module mux32two(i0,i1,sel,out);
                                                                                   alu
                       module mux32three(i0,i1,i2,sel,out);
                       module add32(10,11,sum);
                                                                          32'd1
                                                                   32'd1
                       module sub32(10,11,diff);
                                                                                   F[0]
                                                                  0 1
                       module mul16(10,11,prod);
                                                                                      F[2:0]
module alu(a, b, f, r);
  input [31:0] a, b;
                                                                       00 01 104
  input [2:0] f;
                                                                                 F[2:1]
  output [31:0] r;
                                                                       R[31:0]
  wire [31:0] addmux out, submux out;
                                                     intermediate output nodes
  wire [31:0] add out, sub_out, mul_out;
 mux32two
              adder mux(b, 32'd1, f[0], addmux out);
  mux32two
              sub mux(b, 32'd1, f[0], submux out);
  add32
              our adder (a, addmux out, add out);
  sub32
              our subtracter(a, submux out, sub out);
              our multiplier(a[15:0], b[15:0], mul out);
 mul16
 mux32three output mux(add out, sub out, mul out, f[2:1], r);
endmodule
                       (unique)
             module
                                  corresponding
                                   wires/regs in
             names
                       instance
                                    module alu
                        names
```