# Today

#### Last lecture

- Memory hierarchies
- ► Basic performance models

# **Today**

- ► Tools: valgrind, cachegrind
- Single core performance
- Vectorization and pipelining
- ► Tool: git


### Announcements and upcoming

- ▶ No class next week 2/17 because of Presidents' Day
- ▶ No office hour on 2/17
- First homework is due Mon, Feb 24, 2020

# Memory hierarchies

On my Mac Book Pro: 32KB L1 Cache, 256KB L2 Cache, 3MB Cache, 8GB RAM

# THE MEMORY HIERARCHY



CPU:  $\mathcal{O}(1\text{ns})$ , L2/L3:  $\mathcal{O}(10\text{ns})$ , RAM:  $\mathcal{O}(100\text{ns})$ , disc:  $\mathcal{O}(10\text{ms})$ 

# Memory hierarchies

### Important terms:

- latency: time it takes to load/write data from/at a specific location in RAM to/from the CPU registers (in seconds)
- bandwidth: rate at which data can be read/written (for large data); in (bytes/second);
- ► cache-hit: required data is available in cache ⇒ fast access
- cache-miss: required data is not in cache and must be loaded from main memory (RAM) ⇒ slow access

Computer architecture is complicated. We need a basic performance model.

- Processor needs to be "fed" with data to work on.
- Memory access is slow; memory hierarchies help.

- 1. Only consider two levels in hierarchy, fast (cache) and slow (RAM) memory
- 2. All data is initially in slow memory
- 3. Simplifications:
  - Ignore that memory access and arithmetic operations can happen at the same time
  - assume time for access to fast memory is 0
- 4. Computational intensity: flops per slow memory access

$$q = \frac{f}{m}$$
, where  $f \dots \# \mathsf{flops}, m \dots \# \mathsf{slow}$  memop.

Computational intensity should be as large as possible.

# Memory hierarchy

Example: Matrix-matrix multiply Comparison between naive and blocked optimized matrix-matrix multiplication for different matrix sizes: Different algorithms can increase the computational intensity significantly.

BLAS: Optimized Basic Linear Algebra Subprograms

- ► Temporal and spatial locality is key for fast performance.
  - Eliminate memory operations by saving data in fast memory and reusing them, i.e., temporal locality: Access an item that was previously accessed
  - Explore bandwidth by moving a chunk of data into the fast memory: spatial locality: Access data nearby previous accesses
- Since arithmetic is cheap compared to memory access, one can consider making extra flops if it reduces the memory access.
- ▶ In distributed-memory parallel computations, the memory hierarchy is extended to data stored on other processors, which is only available through communication over the network.

# Valgrind and cachegrind

### Valgrind

- memory management tool and suite for debugging, also in parallel
- profiles heap (not stack) memory access
- simulates a CPU in software
- running code with valgrind makes it slower by factor of 10-100
- ► Documentation: http://valgrind.org/docs/manual/

memcheck finds leaks inval mem access uninitialize mem. incorrect mem, frees

cachegrind sources of cache misses

callgrind cache profiler extension to cachegrind function call graph

# Valgrind and cachegrind

```
Usage (see examples):
Run with valgrind (no recompile necessary!)
valgrind --tool=memcheck [options] ./a.out [args]
```


# Levels of parallelism

▶ Parallelism by pipelining (overlapping of execution of multiple instructions); "assembly line" parallelism, Instruction-Level-Parallelism (ILP); several operators per cycle




# Levels of parallelism

- ▶ Parallelism by pipelining (overlapping of execution of multiple instructions); "assembly line" parallelism, Instruction-Level-Parallelism (ILP); several operators per cycle
- Vectorization: single instruction on multiple data (SIMD)



# Levels of parallelism

- Parallelism by pipelining (overlapping of execution of multiple instructions);
   "assembly line" parallelism, Instruction-Level-Parallelism (ILP); several operators per cycle
- Vectorization: single instruction on multiple data (SIMD)



### all of the above assume single sequential control flow

 process/thread level parallelism: independent processor cores, multicore processors; parallel control flow

#### Vectorization

Let  $x, y, z \in \mathbb{K}^n$  with n large. Compute

$$z_i := e^{z_i + x_i \cdot y_i}, \quad \forall i \le n$$

### Standard implementation

```
for ( size_t i = 0; i < n; ++i )

z[i] = std :: exp(z[i] + x[i]*y[i]);
```

# Auto vectorization with Intel compiler (similar statments for gcc)

```
#pragma simd
for ( size_t i = 0; i < n; ++i )
   z[i] = std::exp( z[i] + x[i]*y[i] );</pre>
```

Speedup: 2.79x ( $\mathbb{K} = \mathbb{R}$ , Xeon E5-2640), 5.01x ( $\mathbb{K} = \mathbb{C}$ , XeonPhi 5110P)

#### Manual vectorization

Speedup: 3.20x ( $\mathbb{K} = \mathbb{R}$ , Xeon E5-2640), 6.93x ( $\mathbb{K} = \mathbb{C}$ , XeonPhi 5110P)

### Vectorization

Standard processing mode of a processor is scalar.

Here,  $t_{\text{load}}$  denotes the time to load the data from memory.

With *vectorization* we have  $op_i : \mathbb{R}^{i \cdot n} \to \mathbb{R}^n$ , e.g.

with costs

$$n \cdot t_{\text{load}} + 1 \cdot t_{\text{op}}$$

vectorization is a realisation of an SIMD parallel architecture with algorithms employing the data parallel model.

#### Vectorization

vectorization needs hardware support, e.g. special processors.

- Vector Processors: special processors specifically designed around vector operations (Cray, NEC),
- Support in x86 CPUs:

MMX : only for integer operations

SSE2: two double prec. numbers per operation

AVX : four double prec. numbers per operation

Support in POWER/PowerPC CPUs:

AltiVec: no double precision numbers,

VSX :  $2 \times 2$  double precision numbers (two pipelines)

Support in Accelerator Cards:

Intel MIC: eight double prec. numbers per operation

#### Auto vectorization

Most C/C++ compilers will *automatically* use vector instructions for handling suitable data, e.g. the loop

```
for ( int i = 0; i < n; ++i ) z[i] = z[i] + x[i]*y[i];
```

will be automatically converted into

```
for ( int i = 0; i < n; ++i )

z[i:i+3] = z[i:i+3] + x[i:i+3]*y[i:i+3];
```

on a vector CPU with four entries per register.

To explicitly activate this auto-vectorization, different compiler flags are used: Intel Compiler GNU Compiler

```
> icpc -02 -msse2 -vec -c f.cc
> icpc -02 -mavx -vec -c f.cc
> icpc -02 -mmic -vec -c f.cc
```

```
> g++ -02 -ftree-vectorize -msse2 -c f.cc
> g++ -02 -ftree-vectorize -mavx -c f.cc
```

#### For gcc

- ► Flag "-ftree-vectorize" turns auto-vectorization on
- ▶ Flag "-mavx" and "-msse2" tells the compile what is supported
- ► Flag "-fopt-info" gives information about vectorization (cryptic)
- ▶ If "-O3", then automatically vectorizes
- ▶ Both compilers will only vectorize for optimisation levels -02 or higher

DEMO (vec01.cpp)

#### Auto vectorization

When handling floating point code, most compilers will default to vector instructions, even if code is not vectorized.

Auto-vectorization depends on several conditions concerning

- control flow,
- called functions,
- data access and data dependencies.

If these are not fulfilled, vectorization may be

- discarded by the compiler or
- may result in sub optimal performance.

Furthermore, to achieve *maximal* vectorization efficiency, the data layout has to be optimised for vector operations.

# Countability

The loop count must be known before entering the loop, i.e.

no data dependent loop exit

no change of loop variable in loop body

```
 \begin{array}{l} \mbox{void } f \ ( \ \mbox{int } n, \ \mbox{double} * \ x, \ \mbox{double} * \ z \ ) \ \{ \\ \mbox{for } ( \ \mbox{int } i = 0; \ \mbox{i} < n; + + i \ ) \ \{ \\ \mbox{if } ( \ \mbox{z} \ [i] = 0.0 \ ) \ \&\& \ ( \ \mbox{i} < n - 1 \ ) ) \\ \mbox{++i}; \\ \mbox{z} \ [i] = \mbox{z} \ [i] + \mbox{x} \ [i] * y [i]; \\ \mbox{\}} \\ \mbox{\}}
```

# Branching

Avoid branches in control flow, i.e.

no switch statements

no if statements

```
void f ( int n, double * x, double * y, double * z ) {
   for ( int i = 0; i < n; ++i ) {
      if ( i % 2 == 0 )
      z[i] =      x[i]*y[i];
      else
      z[i] = z[i] + x[i]*y[i];
}
}</pre>
```


Branches can prevent pipelining as well

# Masking

### Masking

For if statements the compiler may still generated vector code, but data assignment is applied only for those cases, for which the if (or else) condition holds. This is implemented using *masked* versions of vector instructions.

```
for ( size t i = 0; i < n; ++i ) {
    if ( x[i] >= 0 )
       x[i] = x[i] + y[i];
    else
    x[i] = x[i] + z[i];
}
```



Masking cannot be used, if the computation may lead to an exception:

```
for ( size t i = 0; i < n; ++i ) {
  if ( x[i] != 0 )
     x[i] = y[i] / x[i]; // division by zero
}</pre>
```

#### Function calls

#### Avoid function calls within loop:

Here, due to missing knowledge about g, the compiler will not vectorize the loop.

One exception to this rule are standard math functions, e.g.

sqrt abs	exp max	•	log round	_	pow ceil
cos acos			sinh asinh	tan atan	tanh atanh

Hence, the following code will be vectorized (depends on compiler!):

```
 \begin{array}{l} void \ f \ ( \ int \ n, \ double \ * \ x, \ double \ * \ y, \ double \ * \ z \ ) \ \{ \\ for \ ( \ int \ i = 0; \ i < n; ++i \ ) \ \{ \\ z \ [i] = sin( \ z \ [i] + x \ [i] \ * \ y \ [i] \ ); \\ \} \\ \end{array}
```

Most of the mathematical functions will especially benefit from using vectorized code, as their computation is *very* expensive, e.g. trigonometic functions. Also allowed are *inlined* functions:

```
inline double g ( double z, double x, double y ) {
    return z + x*y;
}

void f ( int n, double * x, double * y, double * z ) {
    for ( int i = 0; i < n; ++i ) {
        z[i] = g( z[i], x[i], y[i] );
}
}</pre>
```

The inline functions are a C++ enhancement feature to increase the execution time of a program. Functions can be instructed to compiler to make them inline so that compiler can replace those function definition wherever those are being called.

Locally defined functions (in same source file) are automatically considered as *inline* functions, even without the inline keyword.

DEMO (vec02.cpp)

#### Non-Unit stride

If the loop variable does not follow a unit increment, vectorization may be inefficient, since each variable has to be loaded (and stored) *separately*.

The only exception are loop strides of a power of 2.

```
 \begin{array}{c} void \ f \ ( \ int \ n, \ double * x, \ double * y, \ double * z \ ) \ \{ \\ for \ ( \ int \ i = 0; \ i < n; \ i += 2 \ ) \ \{ \\ z[i] = z[i] + x[i]*y[i]; \\ \} \\ \} \end{array}
```

Otherwise, it is usually only worth to vectorize, if the work per variable is expensive:

```
 \begin{array}{l} void \ f \ ( \ int \ n, \ double \ * \ x, \ double \ * \ y, \ double \ * \ z \ ) \ \{ \\ for \ ( \ int \ \ i = 0; \ i < n; \ \frac{i + = 3}{i + = 3} \ ) \ \{ \\ z \ [i] = sqrt( \ z \ [i] + x \ [i] * y \ [i] \ ); \\ \} \\ \} \end{array}
```

DEMO (vec01.cpp with STRIDE)

# Indirect addressing


If the memory position is accessed *indirectly*, vectorization may also be omitted:

Indirect addressing is a special form of non-unit stride.

# Data dependency

#### Consider

For each loop, n elements have to be loaded for a single vector instruction before executing the instruction:



Hence, the vector instruction works on old, *not yet updated* data for  $z_i$ ,  $z_{i+1}$  and  $z_{i+2}$ .

Such form of data dependency can *not* be vectorized.

Note: Except, if dependency is not within one vector register, e.g.

 $z_i = z_{i-4} + \cdots$  for AVX.

Adapted from slides by Roland Kriemann

# **Aliasing**

Aliasing is a generalisation of the previous data dependency example. Consider

Here, x,y and z may share the same memory block:



And for some i, j, k, l

$$addr(x_i) = addr(z_i)$$
 and  $addr(y_k) = addr(z_l)$ 

Hence, writing to z changes x and y.

Using vector instructions, the contents of x and y might have been loaded before changing the content of the arrays, leading to computational errors.

The compiler may either omit vectorization at all or insert code for testing whether aliasing exists, e.g.

```
void f ( int n, double * x, double * y, double * z ) {
   if ( x < z && x + n > z && ... ) {
        // aliasing, vectorization unsafe
        ...
   }
   else {
        // no aliasing, vectorization safe
        ...
   }
}
```

#### Remark

For small n, the extra tests might be too expensive!

DEMO (vec03.cpp)

# **Aliasing**

One may explicitly tell the compiler that no aliasing exists.

### Pragma for specific function

```
//#pragma GCC ivdep
for(int i = 0; i < n; ++i) {
   z[i] = z[i] + x[i]*y[i];
}</pre>
```

#### or via command line

```
> g++ -02 -ftree-vectorize -fstrict-aliasing -c f.cc
```

#### Remark

Note, that pragmas only apply *locally*, whereas command line options apply *globally* to a module. Hence, make sure that aliasing rules really apply to all functions and variables in a module when using command line options.

#### Reduction

A special variant of data dependencies are reduction operations, e.g.

```
double dot ( int n, double * x, double * y ) {
   double sum = 0.0;
   for ( int i = 0; i < n; ++i )
        sum = sum +x[i]*y[i];
   return sum;
}</pre>
```

Such data dependency patterns are *normally* detected by the compiler and correctly vectorized, e.g. first compute the vector operation and the combine the individual results

	$x_i$	$x_{i+1}$	$x_{i+2}$	$x_{i+3}$
*	$y_i$	$y_{i+1}$	$y_{i+2}$	$y_{i+3}$
=	$z_i$	$z_{i+1}$	$z_{i+2}$	$z_{i+3}$
$\sum$	$z_i$	$ z_{i+1} $	$ z_{i+2} $	$z_{i+3}$
<u>±</u>	sum			

For reduction operation, only elementary datatypes are supported, e.g. int, float or double. Compound datatypes, e.g. struct or class, are not allowed.

#### Reduction

In case, the reduction operation is *not* detected, one may help the compiler using the OpenMP pragma **simd reduction**:

```
double dot ( int n, double * x, double * y ) {
    double sum = 0.0;

    #pragma omp simd reduction (+:sum)
    for ( int i = 0; i < n; ++i )
        sum = sum + x[i]*y[i];

    return sum;
}</pre>
```

Here, (+:sum) indicates the reduction operation and the reduction variable. This may be extended to multiple reductions of the *same* type:

```
void f ( int n, double * x, double * y ) {
    double xsum = 0.0;
    double ysum = 0.0;

#pragma omp simd reduction (+:xsum,ysum)
    for ( int i = 0; i < n; ++i ) {
        xsum = xsum + x[i];
        ysum = ysum + y[i];
    }
}</pre>
```

#### Remark

Note that this is an OpenMP statement

DEMO (vec04.cpp)

# Memory alignment


Before the vector unit of the CPU can run, the data has to be fetched from memory.

For this, the standard load instructions demand a specific *alignment* of the memory address of the data, i.e. the address must be a multiple of



▶ 32 bytes for AVX,

▶ 64 bytes for MIC.



SSE2 and AVX also provide load instructions for *unaligned* data, although, they are less efficient.

#### Static Data

If data is statically allocated, e.g.

```
void f ( const size_t n ) {
  double a[100];
  double b[n];
...
}
```

the alignment may be explicitly defined using the type attribute  $aligned(\cdot)$ :

```
void f ( const size t n ) {
    _attribute__((aligned(32))) double a[100]; // 32 byte alignment
    _attribute__((aligned(64))) double b[n]; // 64 byte alignment
}
```

### Dynamic Data

For dynamically allocated data this type attribute can not be used, since the underlying malloc works without any type informations.

Direct allocation of aligned data (C++11):

```
void f ( const size_t n ) {
  double * a = aligned_alloc(VEC_LEN*sizeof(double), n * sizeof(double));
  ...
}
```

# Vectorization reports

Compilers may generate *vectorization reports* to let the programmer know, whether a specific loop was vectorized or not. Furthermore, such reports may give a reason, why no vectorization was performed.

### Intel Compiler

vectorization reports are activated via

```
> icpc -02 -vec -vec-report[n] -xavx -c f.cc
```

#### with

```
n=0 no diagnostic information 1 report vectorized loops only (default) 2 additionally report non-vectorized loops 3 additionally report prohibiting data dependence information 4 report non-vectorized only loops 5 additionally report prohibiting data dependence information 6 like level 3 and 5 with additional details
```

# **GNU** Compiler

The command line option for the GNU compiler is

```
> g++ -02 -ftree-vectorize -fopt-info -mavx -c f.cc
```

### Example output for the above mentioned cases:

# Countability

```
void f ( int n, double * x, double * y, double * z ) {
    for ( int i = 0; i < n; +i ) {
        if (( z[i] == 0.0 ) && ( i < n-1 ))
        ++i;
        z[i] = z[i] + x[i]*y[i];
    }
}
> icpc -vec-report5 -xavx -c countability2.cc
countability2.cc(2): (col. 1) remark: routine skipped:
        no vectorization candidates.
```

## Branching

### **Function Calls**

### Indirect Addressing

```
void f ( int n, double * x, double * y, double * z, int * idx ) {
    for ( int i = 0; i < n; ++i ) {
        z[i] = z[i] + x[i] * y[idx[i]];
    }
}
> icpc -vec-report5 -xsse2 -c indirect.cc
indirect.cc(4): (col. 4) remark: loop was not vectorized:
        vectorization possible but seems inefficient.
```

### Data Dependency

# Aliasing

```
void f ( int n, double * x, double * y, double * z ) {
    for ( int i = 0; i < n; ++i )
        z[i] = z[i] + x[i]*y[i];
}
> icpc -vec-report5 -xavx -c alias0.cc
alias0.cc(2): (col. 4) remark: loop skipped: multiversioned.
```

Adapted from slides by Roland Kriemann 124/154

### Further examples for messages are:

# Data type unsupported on given target architecture

As an example, complex data types can only be vectorized efficiently using SSE3 instructions. Therefore, if only SSE2 is supported, vectorization will be omitted

### Low trip count

The number of loops is not sufficient for vectorization.

# Not inner loop

Only the innermost loop will be vectorized. Note, that the compiler may apply loop-unrolling and change the order of nested loops!

### Manual vectorization

Instead of letting the compiler do (almost) all the work, one may also access the vector processing functions directly and thereby, optimise the code even further.

#### Assembler

The direct approach would use assembler instructions, which has several disadvantages (of which some are subjective):

- Learning a new language.
- Syntax is more error prone.
- Manual allocation of vector registers.

Hence, this is suggested only in extreme cases and if you know what your are doing!

```
..B1.6:
                  16(%r8), %eax
        cmpq
                  %rax, %rcx
                   ..B1.19
        il.
..B1.7:
                  %edi, %eax
        movl
        subl
                  %r8d, %eax
        andl
                  $15, %eax
                  %eax, %edi
        subl
                  %eax, %eax
        xorl
        testq
                  %r8, %r8
                  ..B1.11
        ibe
..B1.8:
                  .L 2ilOfloatpacket.3(%rip), %xmm0
        vmovsd
..B1.9:
        vmulsd
                  (%rdx, %rax, 8), %xmm0, %xmm1
                  (%rsi,%rax,8), %xmm1, %xmm2
        vaddsd
                  %xmm2, (%rsi,%rax,8)
        vmovsd
                  %rax
        inca
                  %r8, %rax
        cmpq
                  ..B1.9
        ib
..B1.11:
                  .L 2ilOfloatpacket.4(%rip), %vmm0
        vmovupd
        movslq
                  %edi, %rax
..B1.12:
        vmovupd (%rdx, %r8,8), %xmm1
        vinsertf128 $1, 16(%rdx, %r8,8), %ymm1, %ymm2
        vmulpd
                  %ymm2, %ymm0, %ymm3
        vaddpd
                  (%rsi,%r8,8), %ymm3, %ymm4
        vmovupd %ymm4, (%rsi,%r8,8)
```

# Compiler Intrinsics

Fortunately, most compilers provide a direct way to access vector operations via compiler intrinsics.

Compiler intrinsics are functions, not implemented in a software library, but intrinsic to the compiler. Calls to intrinsic functions are always inlined and may even be more optimised than other functions because of the intrinsic knowledge about the functions by the compiler.

Furthermore, suitable datatypes for vector operations are provided. To make the intrinsic functions and datatypes available in your program, a special header file has to be included:

#include <immintrin.h>

#### Remark

The set of compiler intrinsics is different between the Intel and the GNU compiler. While the latter only provides intrinsics for actual CPU instructions, the Intel compiler also provides higher level functions, e.g. sin or exp.

## Vector Types

The vector types are defined according to the bit length of the vector registers:

SSE2	m128d (2x double)	m128 (4x float)
AVX	m256d (4x double)	_m256 (8x float)
MIC	m512d (8x double)	m512 (16x float)

One may use these types like all other C++ types:

#### Vector Functions

Functions for vector types are named after the CPU instruction and the elementary type, e.g. single or double precision. In addition, a prefix indicates the length of the vector register. For SSE2 types (\_\_m128,\_\_m128d), the pattern is

```
_mm_op_ps for single precision functions
_mm_op_pd for double precision functions
```

For AVX and MIC function, the vector length in bits is part of the name, e.g.

```
_mm256_op_pd and _mm512_op_pd
```

#### Examples for AVX functions are

```
// \text{ return } (f, f, f, f)
  m256d mm256 set1 pd
                          double f);
                          double f0, ..., double f3); // return (f0, f1, f2, f3)
  m256d mm256 set pd
                                                  // return (A0+B0,...,A3+B3)
  m256d mm256 add pd
                            m256d A, m256d B );
                           __m256d A, __m256d B ); // return (A0-B0,...,A3-B3)
  m256d
       mm256 sub pd
  m256d mm256 mul pd
                           __m256d A, __m256d B ); // return (A0*B0,...,A3*B3)
  m256d mm256 div pd
                            __m256d A, __m256d B ); // return (A0/B0,...,A3/B3)
 m256d mm256 addsub pd ( m256d A, m256d B ); // return (A0-B0,A1+B1,A2-B2,A3+B
                        ( m256d A );
                                                         // return (\sqrt{A0},...,\sqrt{A3})
  m256d mm256 sqrt pd
                          double const * P ); // return P[0..3] (aligned)
double const * P ); // return P[0..3] (un-aligned)
  m256d
        mm256 load pd (
 m256d mm256 loadu pd
void
         mm256 store pd
                          double const * P, m256d A); // P[0..3] = A (aligned)
                          double const * P, m256d A); // P[0..3] = A (un-aligned)
       mm256 storeu pd (
void
```

### The Intel compiler also provides intrinsics for high level functions, e.g.:

```
mm256 invsqrt pd
                                    m256d A );
 m256d
                                                                // return (1/\sqrt{A0}, ..., 1/\sqrt{A3})
         mm256 cbrt pd
m256d
                                   m256d A );
                                                                    return (\sqrt[3]{A0}, ..., \sqrt[3]{A3},)
 m256d
         mm256 invebrt pd
                                    m256d A );
                                                                // return (1/\sqrt[3]{A0},...,1/\sqrt[3]{A3},)
                                    m256d A, m256d B );
                                                               // return (A0<sup>B0</sup>, ..., A3<sup>B3</sup>)
m256d mm256 pow pd
m256d
                                                                // \text{ return } (\exp(A0), \dots, \exp(A3))
        mm256 exp pd
                                    m256d A );
                                                                // return (log(A0) ...., log(A3))
 m256d
         mm256 log pd
                                    m256d A );
m256d \quad mm256 \quad exp2 \quad pd
                                    m256d A );
                                    m256d A );
 m256d
         mm256 \sin pd
                                                                // \operatorname{return} (\sin(A0), \dots, \sin(A3))
m256d mm256 sind pd
                                   m256d A );
                                                                // same, but in degrees
 m256d
         mm256 sinh pd
                                    m256d A
m256d
       mm256 asin pd
                                    m256d A
 m256d
         mm256 asinh pd
                                    m256d A ):
                                 m256d * A, m256d B ); // return sin(B0..B3), (A0..A3)=cos(B
m256d mm256 sincos pd
```

# OpenMP SIMD

The OpenMP standard starting with 4.0 contains vectorization instructions, very similar to the corresponding instructions of the Intel compiler.

### Loop vectorization

To instruct the compiler to apply vectorization, the new pragma simd is introduced:

```
#pragma omp simd
for ( size_t i = 0; i < n; ++i )
   z[i] = std::exp( z[i] + x[i]*y[i] );</pre>
```

The simd pragma will also support reductions and alignment.

#### SIMD Functions

To declare vector versions of user defined functions, the pragma declare simd can be used:

```
#pragma omp declare simd
double f ( double x, double y ) {
  return sin(x) * cos(y);
}
```

OpenMP also allows the function to be part of an outer branch, e.g. for masked vectorization.