

$$\mathbf{I} = (\text{NumIter}_{\text{in}}, \text{NumIter}_{\text{out}})$$

$$S_t(\mathbf{I}) = Tsw_{\text{in}} * \text{NumIter}_{\text{in}} * \text{NumIter}_{\text{out}} + Tsw_{\text{out}} * \text{NumIter}_{\text{out}}$$

$$H_t(\mathbf{I}) = Thw_{\text{in}} * \text{NumIter}_{\text{in}} * \text{NumIter}_{\text{out}} + Thw_{\text{out}} * \text{NumIter}_{\text{out}}$$

## Constant Coefficients

$Tsw_{\text{out}}, Tsw_{\text{in}}$  : CPU execution time for instructions in the outer and inner loop

$Thw_{\text{out}}, Thw_{\text{in}}$  : FPGA accelerator execution time for operations in the outer and inner loop

$Dt$  : Time to perform  $SW_{\text{check}}$  or  $HW_{\text{check}}$

## Run time variables

$\text{NumIter}_{\text{in}}, \text{NumIter}_{\text{out}}$  : Number of iterations for each loop level, computed from register/stack variables