$\mathbf{I} = (\text{NumIter}_{\text{in}}, \text{NumIter}_{\text{out}})$   $\mathbf{S}_{\text{t}}(\mathbf{I}) = \text{Ts}w_{\text{in}} * \text{NumIter}_{\text{in}} * \text{NumIter}_{\text{out}} + \text{Ts}w_{\text{out}} * \text{NumIter}_{\text{out}}$   $\mathbf{H}_{\text{t}}(\mathbf{I}) = \text{Th}w_{\text{in}} * \text{NumIter}_{\text{in}} * \text{NumIter}_{\text{out}} + \text{Th}w_{\text{out}} * \text{NumIter}_{\text{out}}$ 

## **Constant Coefficients**

Tsw<sub>out</sub>, Tsw<sub>in</sub>: CPU execution time for instructions in the outer and inner loop

Thw<sub>out</sub>, Thw<sub>in</sub>: FPGA accelerator execution time for operations in the outer and inner loop

Dt: Time to perform SW<sub>check</sub> or HW<sub>check</sub>

## Run time variables

NumIter<sub>in</sub>, NumIter<sub>out</sub>: Number of iterations for each loop level, computed from register/stack variables