


STEP-UP / STEP-DOWN CONVERSION



8.4 Layout

8.4.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If layout is not carefully done, the regulator can suffer from instability and noise problems.

- Place the 0.1- μ F small package (0402) ceramic capacitors close to the VIN/VOUT pins to minimize high frequency current loops, which improves the radiation of high-frequency noise (EMI) and efficiency.
- Use multiple GND vias near PGND pin to connect the PGND to the internal ground plane, which also improves thermal performance.
- Minimize the SW1 and SW2 loop areas as these are high dv/dt nodes. Use a ground plane under the switching regulator to minimize interplane coupling.
- Use Kelvin connections to RSENSE for the current sense signals ISP and ISN and run lines in parallel from the RSENSE terminals to the IC pins. Place the filter capacitor for the current sense signal as close to the IC pins as possible.
- Place the BOOT1 bootstrap capacitor close to the IC and connect directly to the BOOT1 to SW1 pins. Place the BOOT2 bootstrap capacitor close to the IC and connect directly to the BOOT2 and SW2 pins.
- Place the VCC capacitor close to the IC with wide and short trace. The GND terminal of the VCC capacitor is directly connected with PGND plane through three to four vias.
- Isolate the power ground from the analog ground. The PGND plane and AGND plane are connected at the terminal of the VCC capacitor. Thus the noise caused by the MOSFET driver and parasitic inductance does not interface with the AGND and internal control circuit.
- Place the compensation components as close to the COMP pin as possible. Keep the compensation components, feedback components, and other sensitive analog circuitry far away from the power components, switching nodes SW1 and SW2, and high-current trace to prevent noise coupling into the analog signals.
- To improve thermal performance, it is recommended to use thermal vias beneath the TPS552892 connecting the VIN pin to a large VIN area, and the VOUT pin to a large VOUT area separately.

0.01u 50V 0402 TDK: CGA2B3X7R1H103K 050BB

0.1u 50V 0402 Murata: GRM155R71H104M E14D

1u 50V 0603 Murata: GRT188R61H105ME 13D


100uF 50V 1206 Samsung: CL31B106KBHNNNE

100p 50V 0402 TDK: CGA2B2C0G1H101J 050BA

4.7u 50V 0402 TDK: CGA2B2X7R1H472K 050BA

4.7u 16V 0603 Murata: GRT188R61C475KE 13D

4.7u 16V 0603 Murata: GRT188R61C475KE 13D




0.1u 50V 0603 Murata: GCJ188R71H104K A12D

1u 50V 0603 Murata: GRT188R61H105ME 13D

2.2u 50V 1206 Murata: GCM31CR71H225K A55L

10uF 50V 1206 Samsung: CL31B106KBHNNNE

VUSB (5V to 20V) to 3.3V



Layout

PCB Layout

- The AP64060/AP64062 works at 600mA load current so heat dissipation is a major concern in the layout of the PCB. 2oz copper for both the top and bottom layers is recommended.
- Place the input capacitors as closely across VIN and GND as possible.
- Place the inductor as close to SW as possible.
- Place the output capacitors as close to GND as possible.
- Place the feedback components as close to FB as possible.
- If using four or more layers, use at least the 2nd and 3rd layers as GND to maximize thermal performance.
- Add as many vias as possible around both the GND pin and under the GND plane for heat dissipation to all the GND layers.
- Add as many vias as possible around both the VIN pin and under the VIN plane for heat dissipation to all the VIN layers.
- See Figure 26 for more details.




Figure 26. Recommended PCB Layout




Figure 7-4. DBV Package (SOT-23) Typical Layout