

Course Title:	Electronic Circuits II
Course Number:	ELE504
Semester/Year (e.g. F2016)	Fall 2023

Instructor:	Dr. Mike Kassam
-------------	-----------------

<i>Assignment/Lab Number:</i>	Lab 1
<i>Assignment/Lab Title:</i>	Operational Amplifier Circuits (review)

<i>Submission Date:</i>	Monday, Sep 11, 2023
<i>Due Date:</i>	Monday, Sep 11, 2023

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Abbas	Syed Maisam	501103255	02	Maisam
Raza	Hasnain	501101632	02	Hasnain

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a “0” on the work, an “F” in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60.pdf>

Lab 1 Report: Operational Amplifier Circuits (review)

By: Syed Maisam Abbas & Hasnain Raza

Table of Contents

1. Introduction	2
2. Objectives	2
3. Results and Calculations	3-7
4. Conclusions and Remarks	8
5. Appendix	9
5.1 Syed Maisam Abbas's Pre-Lab: Full Pre-Lab Submitted to D2L	9-15
5.2 Hasnain Raza's Pre-Lab: Full Pre-Lab Submitted to D2L	16-20

1. Introduction

This is the lab report for Lab 1: Operational Amplifier Circuits (review) by Syed Maisam Abbas and Hasnain Raza. The experiment was conducted on Monday, September 11, 2023. The pre-labs were individually done and submitted before the start of the lab. The results of the prelab analysis, online simulations, and in-lab measurements are recorded and observed in greater detail in this lab report.

2. Objectives

The objective of this lab is to analyze, simulate, and investigate the characteristics of different types of Op-Amp circuit configurations provided in the lab manual (figures 1-4) using the individually assigned values provided by TA. These circuit configurations include a basic comparator, buffers, and a switched “polarity inversion” converter.

Values assigned to Syed Maisam Abbas:

$V_i = 5V$ peak @ 200Hz	$V_{TH} = 2V$ d.c.		
$V_x = 4V$ peak @ 100Hz	$R_f = 100K\Omega$		
$V_y = 8V$ peak @ 500Hz	$R_i = 10K\Omega$	$R_o = 2K\Omega$	$R_M = 100K\Omega$
$V_c = 4V$ d.c.	$R_x = 1K\Omega$		

Values assigned to Hasnain Raza: (values used for the duration of the in-lab experiment)

$V_i = 3V$ peak @ 200Hz	$V_{TH} = 1V$ d.c.		
$V_x = 6V$ peak @ 300Hz	$R_f = 220K\Omega$		
$V_y = 8V$ peak @ 500Hz	$R_i = 47K\Omega$	$R_o = 10K\Omega$	$R_M = 220K\Omega$
$V_c = 5V$ d.c.	$R_x = 10K\Omega$		

3. Results and Calculations

Circuit Figure 1: Basic Comparator







Figure 1





	V_o (Pre-Lab Analysis)	V_o (Pre-Lab Simulations)	V_o (In-Lab Measurement)
$V_i < V_{TH}$	-14 V	-14.027 V	-14.5 V
$V_i > V_{TH}$	14 V	14.027 V	15.1 V

Circuit Figure 2a: Non-Inverting Buffer



Circuit Figure 2b: Non-Inverting Buffer (mistakenly switched input polarities)



Note: Refer to the appendix for the theoretical graphical representation of figures 2a and 2b

Circuit Figure 3a: Simple Circuit Configuration (no buffer)





Figure 3a

Circuit Figure 3b: Simple Circuit Configuration (with buffer)





Figure 3b

	V_ip-p Measured	V_op-p Measured	Gain (V _o p-p/V _i p-p) Derived from the measurement	Gain (V _o p-p/V _i p-p) From the Pre-Lab Analysis	Gain (V _o p-p/V _i p-p) From the Pre-Lab Simulation
Fig.3a no Buffer	16.9 V	2.93 V	0.173 V/V	0.175 V/V	0.175 V/V
Fig.3b with Buffer	17.1 V	17.3 V	1.012 V/V	1.00 V/V	0.99 V/V

Circuit Figure 4: Switched “Polarity Inversion” Converter





Figure 4



(closed switch)



(open switch)

	V _c	V _o (Pre-Lab Analysis)	V _o (Pre-Lab Simulations)	V _o Measured
Switch CLOSED	-5 V	-5 V	-4.998	-5.039 V
Switch OPEN	5 V	5 V	5.002	5.035 V

The percentage error can be calculated using the following equation:

$$e\% = \frac{[(\text{calculated value} - \text{measured value})]}{\text{measured value}} \times 100\%$$

Circuit Configuration	Calculated Values (pre-lab analysis)	Measured Values (In-lab experiment)	Percentage Error (e%)
Figure 1	-14.0 V	-14.5 V	-3.45 %
	14.0 V	15.1 V	-7.28 %
Figure 3a	0.175 V/V	0.173 V/V	1.16 %
Figure 3b	1.00 V/V	1.012 V/V	-1.19 %
Figure 4	-5.00 V	-5.039 V	-0.774 %
	5.00 V	5.035 V	-0.695 %

Table 1: Calculation of percentage errors

The percentage errors calculated in table 1 above include the output voltages for figure 1 ($V_i < V_{th}$ & $V_i > V_{th}$), the gains for figure 3a and 3b, and the output voltages for figure 4 (closed switch & open switch), respectively. No in-lab or simulation measurements were required for circuit configuration 2 in this lab experiment. By analyzing the table above, it is clear that the percentage errors are reasonably low since each circuit configuration has a percentage error of $\pm 10\%$. However, the reason(s) for these discrepancies may be due to the measurement uncertainties or input delay time in an ideal experimental setup.

4. Conclusion and Remarks

In summary, the experiment was successful with minimal discrepancies. In the first segment, our focus was on an open-loop circuit without feedback. Preliminary observations indicated that it functioned as a comparator circuit, with output voltages of 14 V and -14 V. The graphs generated from our theoretical assumptions closely mirrored the actual results, with slight variations likely due to equipment and setup nuances.

For the second segment, the initial circuit displayed no current in its negative terminal because of the absence of a voltage differential. As a result, V_x and V_o were inferred to be identical. In the lab, the graphs were nearly the same with a insignificant deviation. However, the theoretical predictions differed from both the simulated and actual findings. This minor deviation was likely caused by static and fluctuations due to loose connections on the breadboard. Through graphical representation, we gained insight into the role of positive feedback in determining V_o .

In the third segment, both our prelab simulation and in lab test revealed a gain of approximately 0.175 for figure 3a. The introduction of a buffer aimed to demonstrate its function – balancing input and output resistances. The resultant voltage gain was identical, in agreement with our pre-lab assumptions and simulations which was a gain of 1. This is due to the non-existent current flow in the circuit causing the output voltage to equal the input voltage.

In the fourth segment, when the switch was in closed, both terminals – positive and negative – would be grounded to 0 V. An analysis of the node linked to the negative terminal and the feedback resistor showed that V_o is merely the inverse of the source voltage, V_c . With the switch in an open state, both terminal voltages stand at 5V. Since the voltage variance is null (equalling 0), any R_x linked to these terminals has no current flow, making its behavior akin to a buffer, with V_c and V_o being identical. This was in line with our in-lab observations, which displayed no anomalies.

To wrap up, this experiment offered a comprehensive study of various op-amp setups and configurations. It provided invaluable hands-on experience with op-amps, enhancing our grasp on their interactions with diverse components.

5. Appendix— Handwritten Work, Pre-Lab of Syed Maisam Abbas and Hasnain Raza

5.1 Syed Maisam Abbas' Pre-Lab: Full Pre-Lab Submitted to D2L

Pre lab #1 ①

a) *Assume op-amp is ideal, $\therefore A \gg 1$

$V_o = A \cdot \Delta V$ Since it's in open-loop mode (no feedback)
 $\therefore \Delta V = [(V^+) - (V^-)]$ op-amp can have only 2 states:

$\Delta V > 0 \rightarrow V_o = L^+$
 $\Delta V < 0 \rightarrow V_o = L^-$

∴ when

$V_i < V_{TH} \rightarrow$ op-amp is off (lower saturation limit)
 $V_i > V_{TH} \rightarrow$ op-amp is on (upper saturation limit)

*the point where V_i and V_o intersect is V_{TH}

b)

$V_o = A_0 \cdot V_e$
 $V_e = \Delta V = [(V^+) - (V^-)] = V_x - V_f$

$V_o = A_0 (V_x - V_f)$
 $i = \frac{V_o - V_e}{R_F} \rightarrow V_f = V_x$

*ASSUME op-amp IS ideal

Since NF exists, op-amp is assumed to be ideal and not saturated, then V_f tracks V_x and the gain, $A_0 \approx 1$

$V_o = A_0 \left(V_x - \left(\frac{V_o - V_f}{R_F} \cdot R_F \right) \right) \rightarrow V_f = i \cdot R_F$

$V_o = 1 (V_x - (V_o - V_x))$

$2V_o = 2V_x \rightarrow V_o = V_x$

(2)

Assuming the polarities are switched, then V_o will continue to saturate until it saturates at L^+

Figure 2a:






Figure 2b:



c) Figure 3a:



$$\text{KCL @ node } V_o \quad \frac{R_o}{R_o + R_L} = 0$$

$$V_y = 8V \text{ @ } 500\text{Hz}$$

$$R_L = 10k\Omega$$

$$R_o = 2k\Omega$$

$$V_o \left(\frac{1}{R_L} + \frac{1}{R_o} \right) = \frac{V_y}{R_L}$$


$$V_o = \frac{V_y}{R_L} \left(\frac{1}{R_L + R_o} \right)$$

$$\therefore \text{the gain, } A_o, \text{ for figure 3a is } A_o = \frac{V_o}{V_y} = \frac{R_o}{R_o + R_L}$$

$$A_o = \frac{2k\Omega}{2k\Omega + 10k\Omega} = 0.167 \frac{V}{V}$$

(3)

Figure 3b:



*NF exists
i=0A tracks '+' terminals

KCL @ V_0

$$\frac{V_0}{R_O} + \frac{V_0 - V_A}{R_M} = 0$$

$$\textcircled{1} \quad V_0 = \left(\frac{V_A + 1}{R_M} \right) - \frac{1}{R_O}$$

KCL @ V_A

$$\frac{V_A - V_Y}{R_V} = \frac{V_0 - V_A}{R_M} = 0$$

*Substitute equation 2 into 1

$$V_0 = \left(\frac{\frac{V_Y + 1}{R_V} + \frac{V_0 + 1}{R_M}}{R_M} - 1 \right) - \frac{1}{R_O}$$

$$\textcircled{2} \quad V_A = \frac{V_Y + 1}{R_V} + \frac{V_0 + 1}{R_M}$$

$$\frac{V_0 - V_0 + 1}{R_M^2} = \frac{V_Y + 1}{R_V \cdot R_M} - \frac{1}{R_M} - \frac{1}{R_O}$$

$$V_0 \left(1 - \frac{1+1}{R_M^2} \right) = \frac{V_Y + 1}{R_V \cdot R_M} - \frac{1}{R_M} - \frac{1}{R_O}$$

$$V_0 = \left(\frac{V_Y + 1}{R_V \cdot R_M} - \frac{1}{R_M} - \frac{1}{R_O} \right) \left(\frac{R_M^2}{R_M^2 - 2} \right) \xrightarrow{\approx 1}$$

$$A_o = \frac{V_0}{V_Y} = \left(\frac{V_Y + 1}{R_V \cdot R_M} - \frac{1}{R_M} - \frac{1}{R_O} \right) \frac{1}{V_Y}$$

$$\therefore \text{since } V_0 \approx V_Y \rightarrow |A_o = \frac{V_0}{V_Y} \approx 1|$$


i) the gain would be different since figure 3b includes a buffer and NF

ii) the gain of figure 3b, $A_o \approx 1$, meaning the waveforms would be very similar, allows circuit isolation

iii) The value of R_M doesn't effect the gain since the NF has $i=0A$

(4)

d) Open Switch:



$$V_c = 4V \quad V_a = \frac{R_x}{2R_x} (V_c) = \frac{V_c}{2} = \frac{4}{2} = 2V$$

$$R_x = 1k\Omega$$

$$i = \frac{V_a - V_c}{R_x} = \frac{2 - 4}{10k} = -0.0002A$$

*Since all resistor values
are equal $i_1 = i_2$


$$V_o = (i_1 + i_2) R_x$$

$$= 2i \cdot R_x$$

$$= 2(-0.0002)(10k)$$



$$\boxed{V_o = -4V}$$




Closed Switch:





*Now since the switch is closed, it is a short circuit,
 $i_1 = 0$ and all current flows through i_2



$$V_a = 2V, \quad i = \frac{V_c - V_a}{R_x} = -0.0002A = \frac{V_a - V_b}{R_x} \Rightarrow \boxed{V_o = 4V}$$













5.2 Hasnain Raza's Pre-Lab: Full Pre-Lab Submitted to D2L









Note: Full Pre-Lab Files (including simulations) submitted to D2L on Sunday, September 10, 2023, before the start of the lab (on monday)

