SEMESTER PROJECT COMPUTER ARCHITECTURE AND LOGIC DESIGN

SUBMITTED TO:

• DR. IRUM MATLOOB

SUBMITTED BY:

- AREEJ INTISHAD (2022-BSE-046)
- EMAN ZAI (2022-BSE-049)
- SYEDA FARWA BATOOL (2022-BSE-071)

INSTALLATION:



Welcome

We are glad you've chosen Xilinx as your platform development partner. This program will install ISE and Vivado design environment, Software development kit or Lab tools.

You will need to have administrator privileges in order to install this software on Windows operating systems.

For the product you select to install, we recommend that you identify a directory that does not contain an older installation of the same product version.

Note - To reduce installation time, we recommend that you disable any anti-virus software before


DESIGN SUITE

-> Welcome

Accept License Agre Select Products to Install Select Installation Options Select Destination Directory

Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

Next > Cancel





Accept License Agreements (2 of 2)

Please read the following terms and conditions and click the checkbox below it to indicate that you accept and agree to the terms and conditions below.

CAREFULLY READ THIS COLLECTION OF INFORMATION AND LICENSE AGREEMENTS. BY CLICKING THE "ACCEPT" OR "AGREE" BUTTON, OR OTHERWISE ACCESSING, DOWNLOADING, INSTALLING OR USING THE SOFTWARE, YOU AGREE ON BEHALF OF LICENSEE TO BE BOUND BY THIS INFORMATION AND LICENSE AGREEMENTS (TO THE EXTENT APPLICABLE TO THE SPECIFIC SOFTWARE YOU OBTAIN AND THE SPECIFIC MANNER IN WHICH YOU USE SUCH SOFTWARE).

IF LICENSEE DOES NOT AGREE TO ALL OF THE INFORMATION AND LICENSE AGREEMENTS BELOW, DO NOT CLICK THE "ACCEPT" OR "AGREE" BUTTON OR ACCESS, DOWNLOAD, INSTALL OR USE THE SOFTWARE; AND IF LICENSEE HAS ALREADY OBTAINED THE SOFTWARE FROM AN AUTHORIZED SOURCE, PROMPTLY RETURN IT FOR A REFUND.

Part One: Overview

The following information applies to certain items of third-party technology that are included along with certain Xilinx software tools.

The Xilinx Embedded Development Kit (EDK) is a suite of software and other technology that enables Licensee to design a complete embedded processor system for use in a Xilinx Device. EDK includes, among other components, (a) the Xilinx Platform Studio (XPS), which is the development environment, or GUI, used for designing the hardware portion of an embedded processor system; and (b) the Xilinx Software Development Kit (SDK), which is an integrated development environment, complementary to XPS, that is used to create and verify C/C++ embedded software applications. SDK is also made available separately from EDK.

Licensee's use of the GNU compilers (including associated libraries and utilities) that are

lacksquare I accept and agree to the terms and conditions above.

ISE 14.2 and Vivado 2012.2 Installer


Velcome


-> Accept License Agreements Select Products to Install Select Installation Options Select Destination Directory Installation


Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved.


reserved. XILINX, the Xilinx logo and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.


< Back Next > Cancel

















CONTENTS: INSTALLATION OF XILINIX **VERILOG ON XILINIX** • Airthemetic Logic Unit -----• Control Unit -----MUX -----Sign Extension -----• Program Counter -----• CPU -----• Register File -----• Data Memory ------• Instruction Memory -----• Tb CPU -----

ARITHMETIC AND LOGIC UNIT

Arithmetic And Logic Unit is a part of the central processing unit in which all arithmetic and logical operations are being performed on the operands in the instruction memory.

SCHEMATIC DIAGRAM:




Figure 1.1

CODE EXPLANATION:

The main module contains control, two operands and a result with overflow and zero flag.

Flag overflow is generally needed for unsigned numbers. When some operation is being performed on unsigned numbers, they are positive but their sum could negative, here is where overflow occurs.

A **flag** generally indicates that a certain condition has been met. It is generally declared with data type **bool.**

- 1. The **input port** contains **control**, **operand 0** and **operand 1**. These 2 operands and control is given by **user**.
- 2. **Control is of 4 bits** which will determine which operation will be performed on the instruction to get the result bit, operand 0 and operand 1 is of 32 bits individually. **3. Output** contains **result**, **zero flag** and **overflow**.\

The **bidirectional port** is dependent on an input or an output. It is beneficial when the microprocessor receives information and sends it to an input/output device which is not used here. Then the design begins. In signal declaration local parameters are used. The signal generally verifies whether the input provided or the output value is in the given range or not.

3 registers are being used for **result, overflow and for zero**. The signal declaration wire is used for internal connections of input and output signals. In this program wire is not being initialized. Then the **combinational logic** starts along with the signals.

There are different cases used for different arithmetic operations which have been discussed below. The **operand0**, **operand1** and **control** will be taken from the user. Overflow will be generally initialized with 0 values and if the program contains any overflow it will be shown in output.

2 operands are given as input by right clicking the operand 0 and 1 by selecting the **force value** and then by adding the addresses which are given in Verilog MIPS file.

Control is given in the same way.

CASE SCENARIOS

AND CASE:

Initially, **Control** is given by the user as **0000**.

Along with it, **2 operands** are provided by the user in hexadecimal form as input.

The software will convert these operands in **binary form** and after that will perform operation on them i.e. it will **compare each bit of two operands**, if the bits of both operands is 1 than result will be 1 else result will be zero (Implementing the AND logic).

The **result** of AND will be displayed in output portion and if there will be no overflow then **overflow and flag zero will remain zero.**




Figure 1.2

OR CASE:

When the user enters **0001** as control along with 2 operands then OR operation will be performed i.e. it will compare each bit of two operands, if the bits of both operands is 0 than result will be 0 else result will be 1.

Name	Value	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps	1,999,999 ps	2,000,000 ps
• 📑 control[3:0]	0001			0001			
• 🧗 operand0[31:0]	10101111101		1010111110	110010000000000000	01100		
operand1[31:0]	10101111101		1010111110	110101000000000000	11000		
result[31:0]	10101111101 0		1010111110	110111100000000000000000000000000000000	11100		
70	0						

Figure 1.3 **ADD CASE:**

When the user enters **0010** as control then **ADD** operation will be performed on the operands. It will add the both operands. If the bit of both operands is **0** then the result bit will be **0**, **otherwise** result bit will be **1** but if the bit of both operands are 1, then the result bit will become 1 and 1 that will be taken as a **carry** for the next bit. This will form a new number that is the result of addition of the two operands.




Figure 1.4

XOR CASE:

If the control bit is **0011**, XOR operation will be performed on the operands. It will compare each bit of the 2 operands. If the bits of both operands are **opposite** then the result bit will be **1** and if they are **same** then resultant bit will be **0**.




Figure 1.5

NOR CASE:

If the control bit is **001**, NOR operation will be performed on the operands. It will compare each bit of the 2 operands. If the bits of both operands are 0 then the result bit will be 1 otherwise result bit will be 0.

SUB CASE:

Control is given by the user as **0110** and subtraction is performed on 2 operands.





Figure 1.6

SET ON LESS THAN CASE:

Control is given by the user as 0111.



SHIFT LEFT CASE:

When the user enters **1000** as control then shift left operation will be performed.




Figure 1.7

SHIFT RIGHT CASE:

When the user enters **1001** as control then shift right operation will be performed.




Figure 1.8

SHIFT RIGHT ARITHMETIC CASE:

When the user enters 1010 as control then shift right arithmetic operation will be performed.




Figure 1.9

SIGNED ADD CASE:

When the user enters **1011** as control then signed add operation will be performed.




Figure 1.10

SIGNED SUB CASE:

When the user enters 1100 as control then signed sub operation will be performed.

Name	Value	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps	1,999,999 ps	2,000,000 ps 2,000,000 ps
▶ 📑 control[3:0]	1100			1100			
• Properand (31:0)	00000000000		0000000000	0100110010001000	00000		
perand1[31:0]	00000000000	=	0000000000	01010000010100000	00000		
► No result[31:0] No overflow No zero	11111111111 0 0		111111111	11111100001110000	00000		

Figure 1.11


DATA MEMORY

Data memory module store frames which are managed by **DATA MEMORY MANAGEMENT UNITS.**

A frame is a logical unit of transfer between main memory and secondary storage device. Data memory in RAM is used for storing and keeping data required for proper operation of the program.

SCHEMATIC DIAGRAM:

Figure 2.1



- The main module contains clock, read data, write data, addr and write valid.
- Wren shows memory write or by using which signal it would be written.
- Address is used to handle the address transferred to the memory module.
- Four inputs will be taken from the user clk, addr, wdata and wren.
- **Clock enable signal** enables the memory only when the memory is being used and for the rest of the time it shuts it down which reduces the overall memory consumption power.
- So, the **user** will **decide** when the clock should be **ON** and when it should be **OFF**.
- The wdata contains the data that is to be written in the memory.
- Address contains the address of the data that is to be written and wren specifies the signals.
- The input wdata and address will be of 32 bits and wren will be of 4 bits.
- The **output** contains **rdata** of **32bits** which represents the data to be read. There are no design or bidirectional ports.
- Signal declaration contains one register of 8 bits which will contain memory lanes and
 memory lane is capable of transferring 65536 bits of data. 4 lanes are available for the
 data. The lane will be selected according to the value given by user. No wire is initialized
 in the program.
- In combinational logic all of the 4 lanes are assigned to rdata. Which means any of the lane containing data for transformation will be taken by rdata. These lanes transfer the data of address given by user which is of 18 bits. No sequential logic is for the program.
 - When the clock enables the signal the program will check the value of wren.
- When **0000** is given as an input this means that **no data is read.**
- When **0001** is given as an input this reads **last 8 bits of wdata** [31:0].
- When **0011** is given as an input this reads last **16 bits of wdata** [31:0].
- When **0111** is given as an input this reads last **24** bits of wdata [31:0].
- When **1111** is given as an input this reads all **32 bits of wdata** [31:0].





Figure 2.2

INSTRUCTION MEMORY

The instruction memory stores all the pre-fetched instructions. It has five major components PC unit, PC Decoder, Input buffer, instruction memory and output buffer.

SCHEMATIC DIAGRAM:

Figure 3.1



CODE EXPLANATION:

- The main module contains instruction and address.
- The **input port** contains the **address** having **32 bits**. The output port contains the instruction of 32 bits. It means the address is entered by the user and the instruction on that address will be fetched.
- There is **no design or bi-directional ports** used here. Signal contains register of 32 bits having instructions from 0-255.
- The **combinational logic** begins with the function which reads a file "program.mips" from memory and this file contains the addresses. It will assign instructions one by one on the given address.

Figure 3.2

Name	Value	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps	1,999,999 ps	2,000
address[31:0]	00001000000		0000100000	0100000000000000000	00111		
▶ 📷 instruction[31:(00100000000	_	0010000000	00 100000000000000 10	01011		
▼ 📷 instruction_me	[XXXXXXXXXX]	[XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	xxxxxxxxxxxxxxxx	XXXXXXXXXXXXXXXXXXXXXXXX	XXXXXXXXXXXXXXXXX	
[255,31:0]	XXXXXXXXXX		XXXXXXXXXX	XXXXXXXXXXXXXXXXX	XXXXX		
[254,31:0]	XXXXXXXXXX		XXXXXXXXXXX	xxxxxxxxxxxxxxx	XXXXX		
[253,31:0]	xxxxxxxxxx		XXXXXXXXXXX	xxxxxxxxxxxxxxxx	XXXXX		
[252,31:0]	XXXXXXXXXX		XXXXXXXXXXX	xxxxxxxxxxxxxxxxx	OXXXXX		
[251,31:0]	xxxxxxxxxx		XXXXXXXXXX	xxxxxxxxxxxxxxxx	XXXXX		
[250,31:0]	xxxxxxxxxx		XXXXXXXXXXX	xxxxxxxxxxxxxxxxx	XXXXX		
[249,31:0]	xxxxxxxxxx		XXXXXXXXXXX	xxxxxxxxxxxxxxxx	XXXXX		
[248,31:0]	xxxxxxxxxx		XXXXXXXXXXX	xxxxxxxxxxxxxxxx	XXXXX		
[247,31:0]	xxxxxxxxxx		XXXXXXXXXXX	xxxxxxxxxxxxxxxx	XXXXX		
[246,31:0]	xxxxxxxxxx		XXXXXXXXXXXX	***************	OXXXXX		
[245,31:0]	xxxxxxxxxx		XXXXXXXXXX	xxxxxxxxxxxxxxxx	XXXXX		
[244,31:0]	xxxxxxxxxx		XXXXXXXXXXX	xxxxxxxxxxxxxxxxx	OXXXXX		
[243,31:0]	xxxxxxxxxx		XXXXXXXXXX	xxxxxxxxxxxxxxx	XXXXX		

Name	Value	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps	1,999,999 ps	2,000,000 ps
5 [15,31:0]	XXXXXXXXXX		XXXXXXXXXXXX	ΦΟΧΧΧΧΧΧΧΧΧΧΧΧΧΧΧΧΧΧΧ	XXXXXX		
5 5 [14,31:0]	00001000000		0000100000	01000000000000000	000111		
5 [13,31:0]	10101110001		1010111000	1100110000000000	000 100		
5 [12,31:0]	00000010010		000000100	100 100 1 100 1 100000	00101		
[11,31:0]	00110001000		0011000100	0100100000000011	10000		
5 [10,31:0]	00000001000		0000000100	00 100 10 100000000	00010		
[9,31:0]	00100001011		001000010	1010110000000000	000001		
5 [8,31:0]	00010001011		000 1000 10	1011000000000000	000110		
5 [7,31:0]	10001110001		1000111000	1100110000000000	000 100		
6,31:0	10101110001		1010111000	1010000000000000	000100		
5,31:0 [5,31:0]	00000001010		000000010	100 10 100 1 10000000	00000		
5 [4,31:0]	00000001010		000000010	100 10 100 10 1 100000	00010		5
[3,31:0]	00100000000		001000000	00 10 100000000000	000011		5
5 [2,31:0]	00100000000		001000000	00 100 10000000000	001111		
[1,31:0]	00100000000		001000000	00 100000000000000000000000000000000000	001011		
▶ ■ [0,31:0]	00100010001		00 1000 1000	1100010000000000	000000		

In the above diagrams the instructions are being read from 0-14 and the rest are showing outputs "xxxxxx" and are highlighted as red. It is because the program.mips file contains only 15 instructions and those are read successfully and there are no more instructions present in the file so red output occurs here.


MULTIPLEXER

MUX or multiplexer is a device that allows digital signals from several sources to be routed on to a single line of output.

- It has several input lines and single output line.
- It also has data selector lines which will select the input from no. of inputs to produce specific output.

SCHEMATIC DIAGRAM:

Figure 4.1



- The **main module** contains 2 inputs in0 and in1, output out and select-bit sel.
- This **sel** will decide which input is going to be used to produce specific output.
- Then parameter DWIDTH is defined and initialized with 32 which defines the size of the inputs. **Dwidth** [1:0] shows the MSB in input is 1. Then it takes select bit. In output port it

shows the output according to the select bit. In output MSB is 1. No design, signals or bidirectional ports are initialized.

• In **Combinational logic** it assigns the value to out, when select bit is 0 the out will be assigned with in0.




Figure 4.2 When select bit is 1 the out will be assigned with in1.




Figure 4.3

SIGN EXTENSION

Sign extension is a **block** that takes in **the input** data and **appends the bits** to it based on the **Most Significant Bit value** to maintain **sign integrity**.

It has nothing to do with endianness. Endianness is related to how the data is stored in memory and varies from one architecture to another.

SCHEMATIC DIAGRAM:





Figure 5.1

- The main module contains input of 16 bits and output of 32 bits basically input is extended to 32 bits.
- 2 parameters are declared **input_Dwidth and output_Dwidth** it defines the size of input as 16 and size of output as 32 bits.
- After that input is taken from user whose MSB is 1. And output port contains output whose MSB is 1 too.
- No design or bi-directional port is declared here.
- It contains some signal declarations. Sign_Bit_Location is assigned to the input width-1 because the locations start with 0 and 16=0-15 bits and then signal SIGN_BIT_REPLICATION_COUNT is assigned the value by subtracting the output width and input width to get the exact number for extension.
- Then **output** will be assigned with the SIGN_BIT_REPLICATION_COUNT containing input location and input width's MSB is 1 which will be displayed.
- Main focus of the program is to take 16 bit instruction and extend it to 32 bit instruction. Figure 5.2




PROGRAM COUNTER

A program counter(PC) is a **register** in a computer processor that **contains the address** (**location**) **of the instruction being executed** at the current time. As each **instruction** gets **fetched**, the program counter **increases its stored value by 4**(in the given case).

SCHEMATIC DIAGRAM:

Figure 6.1




- This module contains clock, reset, program counter, pc control, jump address, branch offset, register address.
- **Reset** is generally used for **clock to reset** it at some specified position.
- No parameters are being used.
- **Input port** contains clock and reset.

- **Jump address of 26 bits** and other bits will be sign extended and appended from program counter. It contains 16 bits branch offset and other bits will be sign extended, shift left too. Register address of 32 bits and pc control of 4 bits.
- Output port contains pc register of 32 bits. One wire pc plus 4 is declared which will add 4 to the pc value to get the next instruction.
- Then the main logic starts on the rising edge of clock or reset. If reset occurs then pc will load the 32 bit register value to 0.And if there is no reset occurs in the clock then it will check pc control value if value is 000 then function will go on normally and will add 4 to the pc value, if control's value is 001 then jump occurs and it will add the next instruction's address jump's address and shifts it left by 2 to get the 32 bit jump's address.
- If the control's value is **010** then normal register's address will be executed and if the control's value is **011** then branch will occur and to obtain the branch's address the next instruction's address, branch offset, **shift left by 2 will** be added. And for all the other values default value of program counter will be executed. And after that the module ends.


When pc is 000:

Figure 6.2



When pc is 001:

Figure




REGISTER FILE

A register file is an array of processor registers in a central processing unit (CPU). Register banking is the method of using a single name to access multiple different physical registers depending on the operating mode.

SCHEMATIC DIAGRAM:

Figure 7.1



CODE EXPLANATION:

- This module contains clock, 2 data for reading and 2 addresses for reading, 1 data for writing and 1 address for writing data on that address and wren.
- **No parameters** used in the program.
- **Input ports** contain wren, data of 32 bits for writing on address waddr which is of 5 bits. It contains clock. It has 5 bits of 2 addresses from which the data is going to be read.
- Output port contains data to be read of 32 bits, it is rdata0 and rdata1.
- No bidirectional ports or designs is used here.
 A register is declared is single declaration where a register of 32 bits is declared which contains reg-file of 32 bits.

Then the combinational logic starts,

The 1st data to be read (rdata) is assigned with the ref-file containing the address of that rdata and same with the address 2. It assigns 0 to each value in the reg-file, and on run time user will assign addresses to it. Then the program will wait till the fall of clock when clock shows the highest signal then it will start checks the value of wren(data at the address to be written) if condition met then it will display the address on the screen also will write data at that specified location.

This code simply reads the data present on the given addresses and write it at waddr[31:0].

Wren in a control signal which enables to write data.

Figure 7.2


Name	Value	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps	1,999,999 ps	2,000,000 p
🖫 cik	1						
▶ 📑 raddr0[4:0]	11011			11011			
addr1[4:0]	11000			11000			
▶ 📑 waddr[4:0]	00110			00110			
▶ 📑 wdata[31:0]	00100010001		0010001000	11000100000000000	00000		
wren	1		0				
▶ 🕌 rdata0[31:0]	00000000000		0000000000	000000000000000000000000000000000000000	00000		
▶ 🖷 rdata1[31:0]	00000000000		0000000000	000000000000000000000000000000000000000	00000		
reg_file[31:0,31	[0000000000	[00000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	0000,00000000000	000000000000000000000000000000000000000	
▶ 😽 i[31:0]	00000000000		0000000000	000000000000000000000000000000000000000	00000		

CONTROL UNIT

Control Unit is the **part of the computer's** central processing unit (CPU), which **directs the operation of the processor**. It was included as part of the **Von Neumann Architecture** by **John**.

SCHEMATIC DIAGRAM:

Figure 8.1



- This **module** contains instruction, data-memory wren, register file wren(where data is located or to be written), register file dmux select(multiplexer select bit).
- DMUX is data distributer which is generally known as **de-multipluxer**. It **works opposite** to the multiplexer. The demultiplexer takes one single input data line and then switches it to any one of a number of individual output lines one at a time.
- Then it contains register file rmux select (select bit for multipluxer). Rmux means the data has been copied without any changes. The main module also contains alu control, alu zero and pc control.
- The **input port** contains instruction of 32 bits and alu zero.

The **output port** contains data memory wren of 4 bits and register file's wren, Register file's mux and alu mux, alu control of 4 bits and pc control 3 bits.

In **signal declaration** registers are assigned to multiplexers, wren(reg of size 4 bits), alu(reg of size 4 bits) and pc control(reg of size 3 bits). Signal declaration contains internal wires register address of 26 bits, register funct of 6 bits, register immediate of 16 bits, registers rs, rt, rd and shamt of 5 bits, register type of 3 bits and wire op of 6 bits.

• In **combinational logic** opcode of 6 bits from 26 to 31 is set.

The condition always starts when the instruction is given by user. Then it checks the 6 bit opcode(which will be automatically set when that instruction is given) for checking the instruction is **r-type**, **i-type** or **j-type**.

For r-type the code is **0000000**. If the instruction is r type then rs and rt will be of 5 bits and these two registers will contain operands on which operations are being performed and their result will be stored in rd whose size is 5 bits, address will be of 26 bits and immediate will be of

16 bits. funct will contain instruction's 6 bits and shamt will contain 5 bits of instruction. If the opcode contains 000010 or 000011 then the instruction is J-type. Otherwise the instruction is Itype. For storing or writing word in data-memory different conditions are being used. If the immediate of 3 bits is equals 0 then it will begin with 0-3 and 4 bits of wren 1111 will be occupied. If the immediate of 3 bits is equals 1 then it will begin with 0-2 and 4 bits of wren 0111 will be occupied. If the immediate of 3 bits is equals 2 then it will begin with 0-1 and 4 bits of wren 0011 will be occupied. If the immediate of 3 bits is equals 3 then it will begin with 0 and 4 bits of wren 0001 will be occupied and default is 1111. Register file dmux file is for load word it will check specific opcode to make the select bit 0 and to load the word otherwise select bit will be one. Register file rmux select will check either the instruction is r type or I type if instruction is r type then mux will be 1 else it will be zero.

For i-type instructions ALU mux will be 1 and of r or j type instructions it will be 0.

☐ For **checking** which **operation** should be performed on the instruction it will **check ALU control**. Different **conditions** are checked for different operations it will check the opcode and function keys to decide which operation should be performed. The conditions checked for this purpose will be for **r type**. If no conditions met there then obviously the instruction

is of j or I type. Then further conditions will be checked either for **jump, branch equal** or **branch not equal**. Then the module ends.

- ➤ If data_mem_wren is 0000 data cannot be stored in memory otherwise data can be written in the memory. In I-type for load case data_mem_wren is 0000 and for store case it is 1111. For I-type and J-type it will be 0000.
- > Signal: reg_file_wren: it determines whether the branch signal is occurred or not. If branch signal is occurred it is 1 otherwise it is 0.
- > Signal: reg_file_dmux_select is 0 it means variation has been occurred in loaded word and if it is 1 it means there is no variation in loaded word.
- > Signal: reg_file_rmux_select will be 1 for R-type and 0 for I-type and J-type according to the code.
- ➤ **Signal:** alu_mux_select is 1 for I-type and 0 for J-type and J-type.
- > Signal: alu_control determines which operation is to be applied on the operand(s).
- ➤ **PC holds** the **address** of the **next instruction**. In the output below the branch and jump has not occurred so the default part of the code is running that is 000.

R type:

- If the opcode is 000000 then the immediate will be 000000000000000 bits.
- **rs** will be assigned bits for instruction[25:21].
- **rt** will be assigned bits for instruction[20:16].
- **rd** will be for instruction[15:11].
- **shamt** will be assigned bits of instruction[10:6].
- Type will be 001 and the funct bit will be bits of instruction [5:0].


						6,000.00
Name	Value	5,200 ns	5,400 ns	5,600 ns	5,800 ns	6,000 ns
▶ 📑 instruction[31:0]	0010000000010010000000000	001	000000000010010000	000000001111		
l₁ alu_zero	Ö					
▶ ■ op[5:0]	001000		001000			
data_mem_wren[3:0]	0000		0000			
la reg_file_wren	1					
$l_{f m}^{f c}$ reg_file_dmux_select	1					
$l_{f m}^{f r}$ reg_file_rmux_select	1					
ୀଲ alu_mux_select	0					
▶ <table-of-contents> alu_control[3:0]</table-of-contents>	1111		1111			
pc_control[2:0]	000		000			
address[25:0]	000000000000000000000000000000000000000		000000000000000000	000000000		
▶ ■ funct[5:0]	001111		001111			
▶ 🚮 immediate[15:0]	000000000000000		000000000000	0000		
rs[4:0]	00000		00000			
rt[4:0]	01001		01001			
▶ ■ rd[4:0]	00000		00000			
▶ 📷 shamt[4:0]	00000		00000			
▶ ■ type[2:0]	001		001			

Figure 8.2

I type:

- rt will be assigned bits for instruction[20:16].
- rd will be 00000 because in I type, there is no need of rd.
- **shamt** will be assigned bits of instruction[10:6].
- Type will be 010 and the funct bit will be bits of instruction [5:0].

Figure 8.3




ame	Value	23,999,984 pa	23,999,986.px	\$2,000,000 pm	2,999,990 ps	23,999,992 ps	23,999,994 ps	22,999,996 pe	23,999,998 ps	34,000
mstruction(31:0)	001100010001001000			001	000 1000 100 10000	0000011110000				
alu zero	0									
opitici	991100				001100					
M data_mem_ween(3:0)	0000				0000					
er reg file ween										
e reg file dmux select	A									
e reg tile rmun select	j.	6 0								
alu_mus_select	0									
Mill and common(3x0)	1111				1111					
M se controlad	000				000					
address[25:0]	0900000000000000000			, , , , , , , , , , , , , , , , , , ,	000000000000000000000000000000000000000	000000000				
M functions	111000				110000					
immediate(15:0)	0000000000000000				00000000000	0000				
related	01200				01000					
M read	10010				10010					
M nd(40)	00000	in man			00000					
ahamtiktii	00011				00011					
M typeCt01	093				001					


Figure 8.4

J type:

- If the **opcode is either 000010 or 000011**, then Address will be assigned instruction **[25:0]** bits and the **immediate** will be assigned 000000000000000 bits.
- **rs** will be assigned 00000 bits.
- rt will be assigned 00000 bits.
- **rd** will be 00000.
- **shamt** will be assigned 00000 bits.
- **Type** will be **100** and the **funct bit** will be 000000.

Figure 8.5






CENTRAL PROCESSING UNIT (CPU)

The computer's central processing unit (CPU) is **the portion of a computer that retrieves and executes instructions**. The CPU is essentially the brain of a **CAD** (Computer Aided Design) system. It consists of an arithmetic and logic unit (**ALU**), a control unit (**CU**), and various registers. The CPU is often simply referred to as the **processor**.


SCHEMATIC DIAGRAM:

Figure 9.1



- The code collectively **displays all the functions** performed by the CPU.
- All codes are combined in one **single code.**
- All modules are collectively included with their respective parameters.
- Sign extension takes a 15 bit instruction as input and gives 32 bit instruction as output. 2_to_1 mux takes 2 instructions and a select bit as input and gives one instruction as output depending on the select bit.
- **Instruction memory** takes address as its parameter and gives out the instruction present at that memory address.
- ALU module takes 4 bits of signal_alu_control as input and performs operation on the operands
 respectively.
- Data memory takes clk as parameter and performs operations using addr, rdata, wdata and wren. No input output ports are used here. Once the clock is enabled processing starts. As in instruction memory address is taken as parameter and more specifically pc_to_address that is of 32 bits. As a result, we will get a 32 bit instruction. Only the operation related to module will be performed on it. Sign extension operation will not be performed on instruction memory module and vice versa. '.' is used to connect modules.
- Physically it is done by using wires, that's why we have declared everything as wire whose functionality is same as that of a physical wire. Wire types can only be read or assigned. They can never store a value. They will always need a continuous assignment statement to be driven. The program counter module takes clock as its parameter and operates with 32 bit pc_to_address, 3 bits signal_pc_control, 26 bit jump address, 16 it branch offset and 32 bit reg_data0. All the conditions will be checked as they were in the original prpgramcounter module. If value of pc_control is 000 then function will go on normally and will add 4 to the pc value, if control's value is 001 then jump occurs and it will add the next instruction's address jump's address and shifts it left by 2 to get the 32 bit jump's address. If the control's value is 010 then normal register's address will be executed and if the control's value is 011 then branch will occur and to obtain the branch's address the next instruction's address, branch offset, shift left by 2 will be added. And for all the other values default value of program counter will be executed. And after that the module ends.
- In the same manner all other modules will be operated individually but are collectively written under one module.

Figure 9.2





TB CENTRAL PROCESSING UNIT (CPU)

