MILITARY INSTITUTE OF SCIENCE AND TECHNOLOGY DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING COURSE TITLE: MICROPROCESSOR AND MICROCONTROLLER SESSIONAL COURSE CODE: CSE 306

COURSE CODE: CSE 306 LAB MANUAL 4

LCD interface with 8086

Liquid Crystal Display (LCD) Module

Address	I/O Port Functions	Device
H00	INSTRUCTION REGISTER	
02H	STATUS REGISTER	LCD Display
04H	DATA REGISTER	

LCD is a thin, flat display device made up of pixels arrayed in front of a light source or reflector. Uses very small amounts of electric power, and is therefore suitable for use in battery-powered electronic devices.

Characteristics:

Each module contains a CMOS controller and all necessary drivers which have low power consumption. The controller is equipped

with an internal character generator ROM, RAM and RAM for display data. All display functions are controllable by instructions making interfacing practical.

Register:

The Controller has two 8 bit registers, the Instruction register (IR) and the data register (DR).

The IR is a write only register to store instruction codes like

Display Clear or Cursor Shift as well as addresses for the Display

Data RAM (DD RAM) or the Character Generator RAM (CG RAM). The DR is a read/write register used for temporarily storing data to be read/written to/from the DD RAM or CG RAM. Data written into

the DR is automatically written into DD RAM or CG RAM by an

internal operation of the display controller. The DR is also used to store data when reading out data from DD RAM or CG RAM. When address information is written into IR, data is read out from DD RAM or CG RAM to DR by an internal operation. Data transfer is

Pin Number	Symbol
1	Vss
_	
2	Vcc
3	Vee
4	RS
5	R/W
6	E
7	DB0
8	DB1
9	DB2
10	DB3
11	DB4
12	DB5
13	DB6
14	DB7

then completed by reading the DR. After performing a read from the DR, data in the DD RAM or CG RAM at the next address is sent to the DR for the next read cycle. The register select (RS) signal determines which of these two registers is selected.

RS	R/W	Operation				
0	0	IR write, internal operation (Display Clear etc.)				
0	1	Busy flag (DB7) and Address Counter (DB0 ~ DB6) read				
1	0	DR Write, Internal Operation (DR ~ DD RAM or CG RAM)				
1	1	DR Read, Internal Operation (DD RAM or CG RAM)				

Busy Flag:

When the busy flag is high or "1" the module is performing an internal operation and the next instruction will not be accepted. As shown in Table 1.4, the busy flag outputs to DB7 when RS=0 and a read operation is performed. The next instruction must not be written until ensuring that the busy flag is low or "0".

Address Counter (AC):

The address counter (AC) assigns addresses to the DD RAM and the CG RAM. When the address of an instruction is written into the IR, the address information is sent from the IR to the AC. The selection of either DD RAM or CG RAM is also determined concurrently by the same instruction. After writing into or reading from the DD RAM or CG RAM the address counter (AC) is automatically incremented by 1 or decremented by 1 (determined by the I/D bit in the "Entry Mode Set" command.) AC contents are output to DB0 \sim DB7 when RS = 0 and a read operation is performed, as shown in Table.

Display Data RAM (DD RAM):

The Display Data RAM (DD RAM) stores the display data represented in 8 bit character codes. Its capacity is 80 x 8 bits or 80 characters. The Display Data RAM that is not used for the display an be used as a general data RAM.

MPU INTERFACING:

Each character display can be operated in either 4 or 8 bit mode. Instructions/Data are written to the display using the signal timing characteristics found below.

When operating in 4 bit mode, data is transferred in two 4 bit operations using data bits DB4 - DB7. DB0 - DB3 are not used and should be tied low. When using 4 bit mode, data is transferred twice before the instruction cycle is complete. First the high order nibble is transferred then the low order nibble. The busy flag should only be checked after both nibbles are transferred. When operating in 8 bit mode, data is transferred using the full 8 bit bus DB0 - DB7.

	instruction set											
	Code								Execution			
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	time**
Clear display	0	0	0	0	0	0	0	0	0	1	Clears display and returns cursor to the home position (address 0).	1.64mS
Cursor home	0	0	0	0	0	0	0	0	1	*	Returns cursor to home position (address 0). Also returns display being shifted to the original position. DDRAM contents remains unchanged.	1.64mS
Entry mode set	0	0	0	0	0	0	0	1	I/D		Sets cursor move direction (I/D), specifies to shift the display (S). These operations are performed during data read/write.	40uS
Display On/Off control	0	0	0	0	0	0	1	D	С	В	Sets On/Off of all display (D), cursor On/Off (C) and blink of cursor position character (B).	40uS
Cursor/display shift	0	0	0	0	0	1	S/C	R/L	*	*	Sets cursor- move or display-shift (S/C), shift direction (R/L). DDRAM contents remains unchanged.	40uS
Function set	0	0	0	0	1	DL	N	F	*	*	Sets interface data length	40uS

instruction set												
Instruction			Code								Execution	
mstruction	RS	R/W	DB7	DB6	DB5	DB5				Description	time**	
											(DL), number of display line (N) and character font(F).	
Set CGRAM address	0	0	0	1		CGRAM address				Sets the CGRAM address. CGRAM data is sent and received after this setting.	40uS	
Set DDRAM address	0	0	1		DDRAM address						Sets the DDRAM address. DDRAM data is sent and received after this setting.	40uS
Read busy- flag and address counter	0	1	BF		CGRAM / DDRAM address						Reads Busy-flag (BF) indicating internal operation is being performed and reads CGRAM or DDRAM address counter contents (depending on previous instruction).	OuS
Write to CGRAM or DDRAM	1	0		write data					Writes data to CGRAM or DDRAM.	40uS		
Read from CGRAM or DDRAM	1	1		read data from CGRAM					Reads data from CGRAM or DDRAM.	40uS		


Remarks:

- DDRAM = Display Data RAM.CGRAM = Character Generator RAM.
- DDRAM address corresponds to cursor position.
- * = Don't care.
- ** = Based on Fosc = 250KHz.

	Table: Bit names							
Bit name	Settings							
I/D	0 = Decrement cursor position	1 = Increment cursor position						
S	0 = No display shift	1 = Display shift						
D	0 = Display off	1 = Display on						
С	0 = Cursor off	1 = Cursor on						
В	0 = Cursor blink off	1 = Cursor blink on						
S/C	0 = Move cursor	1 = Shift display						
R/L	0 = Shift left	1 = Shift right						
DL	0 = 4-bit interface	1 = 8-bit interface						
N	0 = 1/8 or 1/11 Duty (1 line)	1 = 1/16 Duty (2 lines)						
F	0 = 5x7 dots	1 = 5x10 dots						
BF	0 = Can accept instruction $1 = Internal operation in progress$							


Detailed Explanations

Set CG RAM Address



Sets the address counter to the CG RAM address AAAAAAA. Data is then written/read to from the CG RAM.


Set DD RAM Address



Sets the address counter to the DD RAM address AAAAAAA. Data is then written/read to from the DD RAM.

For a 1-line display module AAAAAAA is "00" \sim "4F" (hexadecimal) . For 2- line display module AAAAAAA is "00" \sim "27" (hexadecimal) for the first line and "40" \sim "67" (hexa decimal) for the second line.

Read Busy Flag and Address



Reads the busy flag (BF) and value of the address counter (AC). BF = 1 indicates that on internal operation is in progress and the next instruction will not be accepted until BF is set to "0". If the display is written while BF = 1, abnormal operation will occur.

The BF status should be checked before each write operation.

At the same time the value of the address counter expressed in binary AAAAAA is read out. The address counter is used by both CG and DD RAM and its value is determined by the previous instruction.

Write Data to CG or DD RAM



Writes binary 8-bit data DDDDDDDD to the CG or DD RAM.

The previous designation determines whether the CG or DD RAM is to be written (CG RAM address set or DD RAM address set). After a write the entry mode will automatically increase or decrease the address by 1. Display shift will also follow the entry mode.

Read Data from CG or DD RAM



Reads binary 8-bit data DDDDDDDD from the CG RAM or DD RAM.

The previous designation determines whether the CG or DD RAM is to be read.

Before entering the read instruction, you must execute either the CG RAM or DD RAM address set instruction.

If you don't, the first read data will be invalidated. When serially executing the "read" instruction the next address data is normally read from the second read.

The "address set" instruction need not be executed just before the "read" instruction when shifting the cursor using cursor instruction (when reading DD RAM). The cursor shift instruction operation is the same as that of the DD RAM address set instruction.

After a read, the entry mode automatically increases or decreases the address by 1; however, display shift is not executed no matter what the entry mode is.

Note: The address counter (AC) is automatically incremented or decremented by 1 after a "write" instruction to either CG RAM or DD RAM. RAM data selected by the AC cannot then be read out even if "read" instructions are executed.

The conditions for correct data reads are: (a) Execute either the address set instruction or cursor shift instruction (only with DD RAM) or (b) The execution of the "read data" instruction from the second time when the read instruction is performed multiple times in serial.

EXAMPLE 1

SHOW A STRING IN THE FIRST LINE OF THE LCD MODULE:

CODE SEGMENT ASSUME CS:CODE,DS:CODE,ES:CODE,SS:CODE ORG 1000H

IR WR EQU 00H ; USED TO WRITE INSTRUCTION REGISTER

ST RD EQU 02H ; USED TO READ STATUS

DR WR EQU 04H ; USED TO WRITE DISPLAY DATA RAM

CALL ALLCLR ;TO CLEAR THE DISPLAY

CALL CURSOR1 ;TO TAKE THE CURSOR IN THE FIRST POSITION

MOV SI,OFFSET AB

CALL STRING

X:

CALL DELAY

AB DB 'MIST',00H

ALLCLR:

MOV AH, 00000001B

JMP OUT

CURSOR1:

MOV AH,02H

OUT:

CALL BUSY ; TO CHECK IF THE LCD IS BUSY

MOV AL,AH MOV DX, IR_WR OUT DX,AL

RET

BUSY:

MOV DX, ST RD ; READ THE STATUS REGISTER

IN AL,DX

TEST AL, 10000000B

JNZ BUSY

RET

STRING:

MOV AH, CS:[SI] CMP AH,00H JE RETURN

CALL BUSY MOV AL,AH MOV DX, DR_WR
OUT DX, AL
INC SI
JMP STRING
RETURN:
RET
DELAY: MOV CX, 0FFFFH
F: DEC CX
JNZ F
JMP X

CODE ENDS END