

Name - Syeda Reeha Quasar
Roll no. - 14114802719

group - GC7

Assignment - 3

(MPMC - Microprocessor and micro controller)
{ GTEE-310 }

Ques 1. How many address lines are used to identify on I/O port in peripheral and in memory mapped I/O method? Also explain the function of latch used at the O/P.

Ans 1. As a minimum, you would need on extra address line if using memory-mapped I/O compared to the port mapped I/O. In practice you would probably use more.
Let's say you wanted to allow 256 I/O devices this would require decoding of 8 address lines just to identify each device explicitly. In fact processors like 8085 and 8080 could only address a maximum of 256 different ports - when executing an I/O instruction like IN or OUT, the same address would be placed on both upper and lower 8 bits of 16-bit address bus (so IN 5 would actually place 0505 H on the bus).

In processors that use port-mapped I/O, there is a separate signal (such as I/O/M on 8085) that asserted when an instruction is referencing an I/O port, rather than a memory location. (One might think of I/O/M as 17th address line in that regard.)

In memory-mapped I/O, ports are accessed using load and store instructions, just like regular memory. So it is necessary to reserve a separate area to place I/O ports, that won't conflict with memory.


The easiest way to do this, which requires only 1 address line, is to split the address space itself in half, and use highest address line (eg. - A15 in system with 64k of memory) to act as for I/O/M line - when it is high (address 0x8000 to 0xFFFF) I/O is being addressed and the lowest 8-bits are used to decode the ports, and when A15 is low memory is being addressed (0x0000 - 0x7FFF) But this wastes 32,512 addresses. At the opposite end of this spectrum, fully decoded all 16 address lines would waste no memory addresses. Most systems using 2 some sort of compromise between the two. For example, fully decoding the upper 4 address lines would split memory space into 4k blocks wasting total 12 address lines in 64k memory space.

Note that any processor that uses port-mapped I/O can also have memory mapped I/O too.

Ques 2. Draw the diagram to interface 2 chips of 8k ROM and 2 chips

of 8k RAM concurrently with $\mu p 8086$.

Ans



Ques 3. What are different operating modes in 8255? Discuss how to determine the control word for 8255.

The 8255 is a general purpose programmable I/O device. It is designed to interface the CPU with some external devices like ADC, DAC, Keyboard etc. we can program it.

There are 2 operational modes in 8255

- Bit Set Reset Mode (BSR)
- Input / Output mode

BSR Mode:

This mode is used to set or reset the bits of Port-C only. For BSR mode always D7 will be 0. The control register is looking like this.

Bits	D7	D6	D5	D4	D3	D2	D1	D0
Values	0			x				0 or 1
					PC bit number			

The (D3, D2, D1) will be 000 to 111. In this mode it affects only one bit of Port C at a time. When user set the bit, it remains set until user unset it. The user needs to load the bit pattern in control register to change the bit.


INTRT / OUTPUT MODE

This mode selected when the D7 bit of the control register is 1. The mode has also three different modes. These modes are Mode 0 and Mode 1 and Mode 3

- Mode 0 - Simple or basic I/O mode
- Mode 1 - Handshake or strobed I/O
- Mode 3 - Bidirectional I/O


} OPERATIONAL MODES

The format of control word is as per the requirements of programming. The control word is written into the control word register of 8255A. No read operation of control word is allowed.



Ques 4. Write a short note on programming in 8255 in mode 2.

Ans. In mode 2, port A can be used as a bidirectional I/O port into handshaking capabilities whose signals are provided by port C. Port B can be used either in simple I/O mode or handshaking mode 1.



Mode 2 Control Word

When the 8255 programming and operation is operated in Mode 2. Port A can be used as a bi-directional 8-bit I/O bus using for handshaking. Port B can be programmed in Mode 0 or in mode 2. When port B is programmed in mode 1, PC0-PC2 lines of Port C are used as handshaking signal.

Ques 5. What is the difference between 8253 and 8254?

8253	8254
<ul style="list-style-type: none"> → Its operating frequency is 0-1.5 MHz → It uses N-MOS frequency → Read-Back command is not available. → Read and write of same counter cannot be interleaved. 	<ul style="list-style-type: none"> → Its operating frequency is 0-10 MHz → It uses H-MOS technology → Read-Back command is available → Read and write of the same counter can be interleaved

Ques 6. Explain the various modes of operation of 8254 programmable interval timer.

Ans. There are 6 operating modes of 8254 chips

Mode 0	Interrupt and terminal count	This is used for event counting. After writing the control word, OUT is low at first. Remain low until counter reaches 0, it is 1 by 1 after each clock cycle. Gate = 1 indicates enable counting and 0 indicates disable counting.
Mode 1	Hardware triggered one shot	OUT will be high at first, it will go low on clock pulse following trigger to begin on that pulse. Remain 0 until counter reaches 0.
Mode 2	Rate Generator	Initially OUT is low. When counting is enabled it goes high. This process repeats periodically.
Mode 3	Square wave generator	If Gate is 1, then counting is enabled, otherwise it is disabled. Initial OUT value is high and so low when count is at last stage.
Mode 4	Software triggered strobe	If GATE is 1, the counting is enabled, otherwise it is disabled. Initial OUT value is high and so low when count is at last stage.
Mode 5	Hardware triggered strobe	Initially OUT is high. The counting is triggered by the rising edge of the GATE.


Ques 7. What are the major limitations of 8085 interrupt scheme?

are the limitations overcome by 8259? Explain with help of 8257 block diagram?

- Ans → In 8085, processor can perform any arithmetic and logical operation only on 8 bit data at a time
- In 8085, only 16 bit address lines we can address only up to 64Kb of memory
- 8085 MC has multiplexed address and data bus, so extra hardware is required to separate address and data signals.


Overcome by 8259

- The 8259 programmable interrupt control has 8 interrupt pins thus can handle 8 interrupt inputs.
- The priority of interrupts in 8259 can be programmed. The priority of interrupts is decided by different operating modes.
- A single 8259 can handle 8 interrupt inputs by cascading multiple 8259, it can handle maximal 64 interrupt inputs.




8259 Block Diagram

Ques 8, Write a short note on 8279 keyboard / display interface. A programmable keyboard and display interfacing chip. Scans and encodes up to a 64 key keyboard controls up to 0 16-bits digit numerical display keyboard section has a built in FIFO & character buffer. The display is controlled from an internal 16x8 RAM that stores the coded display information.



Ques 9. Draw block diagram of 8251 and describe its components



DATA BUS BUFFER :

This block helps in interfacing the internal data bus of 8251 to system data bus. The data transmission is possible between 8251 and CPU by data bus buffer block.

READ/WRITE control logic :

It is a control block for overall device. It controls the overall working by selecting the operation to be done. The operation selection depends upon signal as:

CS	C/D	RD	WR	Operation
1	X	X	X	Invalid
0	0	0	1	data (CPU \leftarrow 8251)
0	0	1	0	data (CPU \rightarrow 8251)
0	1	0	1	Status Word (CPU \leftarrow 8251)
0	1	1	0	Control word (CPU \rightarrow 8251)

MODEM CONTROL (MODULATOR / DEMODULATOR)

A device converts analog to digital signal and vice versa and helps the computer to communicate over telephone lines or cable wires.

The following are active-low pins of modem.

DSR - Data Set Ready signal is an input signal.

DTR - Data Terminal Ready is an output signal.

CTS - It is an input signal which controls the data transmit circuit.

RTS - It is an output signal which is used to set status RTS.

TRANSMIT buffer - This block is used for parallel to serial converter and H/W.

Transmission onto the common channel.

- TXD: It is an output signal, if its value is one, means transmitter will transmit the data.

-TXD: It is an output signal, if its value is one, means transmitter will transmit the data.

TRANSMIT CONTROL :

TRANSMIT CONTROL :
This block is used to control the data transmission with the help of following pins:

TXRDY: It means transmitter is ready to transmit data character

TXRDY: It means transmitter is ready to transmit.
TXEMPTY: An output signal which indicates that TXEMPTY pin has transmitted all the data characters and transmitter is empty now.

RECEIVED BUFFER

RECEIVED BUFFER:
This block acts as a buffer for the received data.

RXD: An input signal which receives the data.

RECEIVE CONTROL:

The block controls the receiving data.

RXRDY: an input signal indicates that it is ready to receive the data

RXC: An active-low input signal which controls the data transmission rate of received data


SYNDET/BD: An input or output terminal. External synchronous mode input terminal and asynchronous mode - output terminal.

Ques 10. Draw the interface of 80251 with 8086 in IO mapped IO mode.

Ans Here, RD and WR signals are activated when M/I/O signal is low, indicating I/O bus cycle. Only lower data bus (D_0-D_7) is used as 8251 is 8 bit device. Reset out signal from clock generator is connected to the reset signal of the 8251

I/O map:

Register	Address lines								Address
	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
Data Register	0	0	0	0	0	0	0	0	00H
Control Register	0	0	0	0	0	0	1	0	02H



I/O mapped I/O interface of 8251 with 8086