
Name - Yeda Reena Duasar Geroup - C7 Koll no - trackeoussa MAMO Microfortrolles and Microforocenses Assignment - 2 Omes 1. What we the differences between 8085 and 8086 o Peroperty 8082 Jul 808e mp 8-bit Dava Bus supe 16-61+ 16-bit Address Rus sige 20 61+ 3 MHZ Clock speed 5.8-10 MHz 50% Duy cycle for clock 337. It has a flags Coverlow direction, Interruper, It was 5 flags light sero, ann-carry, partly, carry) Flags Kap, sign, zoro, Aun. Kovy , Parity , covy) Does not suppose Pepeining supported Memory Segmentation Dees met support xupported 64KB Memory size 1 MB Not present Posture of min as more mide present Ques 2. Dran and enplain the trining diagram of memory write me (dy i) A waite topo yell also begins non the assertion of ALE and u) The M/IO signal is again smoved to indicate a memory a memory of I/o speration. ini) In T2; after sending the address in T1, the perocessor sends the data to be written to the addressed tocation w) une dasa remains on me bus until middle of T4 state V) The WR becomes active at the beginning of T2. or bytes of memory or I/o word to be read or write.


I 10/m | Ko' | WR' | Transfer type |

O 1 0 I I/o write

I 1/o write I/o write memory head 0 1 nemory write (former (cine)



memory, each time the perogram is executed. ans y Draw and explain the intouyer efor take of 80.86. Also explain the interrept response requerce of \$0.86.



MOV II, [SI]: Load the block size into CL register 500 dress atrois MOV CH, OO: Meas CH Peguler INC SI Inchery SI to point new location 502 504 MON AL, [SI]: lead slata from averay to AL. DEC. CL: decreese CL by 1 504 INC SI point to most neut location H: CHP. h 1 : 4 CY=0, jump skip wherevise take me 506 507 1 MB MOV AL, (SA) SLIP: INC SJ: Point to next location LOUP LI: GO to loop small CL is mot 6 M8 V [100], AL: Shore AL willo memory terminete me program. bonks. Explain? Explain? Explain? EVEN and ODD memory controlle Ans the 3086 processor provides a 10-bit does bus . So it is capable Molom of deansferring 16 bits in one cycle but each memory location is guracon Oney of a byle (8 bit), therefore he need two access eyes to encess 16 bit data (8 bits each), merefore he need two yees of access nemony banking through memory banking, goal is to access) EN F 2 consecutive membery locations in one rycle Ctransfer 16 bils The memory dup is divided equally into parts (banks) One I me banks contains even addresses called even bank and mo owner indel called promain odd bank. Even bank always gives lower byles so, even bank is also called lower bank and Odd bank is also higher bound (HB) The last light front but of address (Ao is wet is used for byle duction I is reserved for band selection. Therefore Ao = 0 will what word Bank. The BHL & signal is mod for the selection of odd bomber - The processor will use a combination of these 2 signals to divide type of data homen Type of transfer from both HB & LB 8-bit data ramper from HB 8-bit data transfer from HB the interript response requerce of 8086.

(As = 1) transfor tour order 8 bil data bus on a higher order 8-621 dara bis or a higher order dara bus in the second macune eyes. In higher order dara bus will be transferred to the lower order Ann 7. Draw and emplain me flag register of 8086 BUS DIS DIV DI3 DI2 DI1 DI0 D9 D1 D7 P6 05 D9 D3 D2 D1 D0
Flags D15 D14 D13 D12 D11 D10 D9 D1 T S Z P CY one flag register in one of the special purpose register in flag hus are languaged to 0 or I depending upon me value of restreet suffer ari memani or logical operations STATUS FIAGE. S- After round squarrown of MSB is 1, mon indicales has morker in - we and flag is set to I Z - If total register 100, then only z flag is set. AC - whem some arimematic operations generalis caving offer half and unds it to upper half son A will se! P- ship is even parity pear when result have even number of I it will be set to I omnwise o CY - rains is carry bit of some grandrom genrary rary

of a special on this flag is set to I. O - The overflow flag is bet to I when result of signed open alon is too large to fit. D- This is direction flag. This is used in their related operations pr I, then storing will be accented from higher manney address to lower address if D=0, they will do reverse I - suis à merupt flag. If I = I, the up will recognize the interupts from periphere for I = 0, the interupt will be ignored. T- The TRAP flag is used for on- chip debugges, when T=1 it win work in a single step mode offer each instruction, one internol insports in generated it helps to execute som program instructions Our &. what are logical and physical addresses & now no physical me logical addresses is generaled by the persons for address are generated? one enecution of program. Logical address contained in one of 16- bit convents of the segment registers (s, pg, Fs and Ss Mue have signed in contained in one of the 16 bit content of signent registers (5, PS, Es and SS. one physical radden or he real address is formed by the

