Assignment - 3

(MPMC - Micropenocessor and microcombreller)

and I. How many address lines are used to Eventify on IO part in specification and in memory mapped IO method? Also explain the function of latch used at the O/P.

As a minimum, you would need on ealer address line if using memory-maybed I/O compared to-line part mapped I/O. In pase-

hets say you wanted to allow 256 I/O devices this world requires deloding of 8 address lines first to identify each device explicitely. In fact procusous like 8085 and 8080 could only address a maximum of 256 different points — when enecuting an I/O 8 ms pruction like IN 08 OUT, the same address would be placed on both upper and lower 8 bils of 16-bit address bus (So IN 5 sould actually place 0505 M on no sous).


In processors that use port-mapped I/O, there is a separate signal (such as IO/M on 8085) that asserted when an insternation is referency an I/O port, mather than a memory locations. (One might think of IO/M

as 17 m address Ini in mas regard.).


instruction just like regular memory. So it is necessary to reserve a seperate area to place I/O parts, that won't conflict with memory. She carries way to do mis, which requires only I address to, is to split the address space itself in half, and no highest address line (eg. - A15 in system with 64 k of memory) to act as for is IO/M line _ Lither it is logh laddress 0x8000 to DxFFFF) I/O is being addressed and the lowest & sits ore used to decode the part 5° and when A15 is low memory is being addressed (0x0000-0x7FFF) But this wastes 32,572 address. At the appointe was of this spectrum, fully decoded all 16 address lines would memory addresses. Most dystems very I stome sort of confronne between the two. For enautre, fully decoding the upper H address lines would obtain memory space.

were that any persumer that was port-maybed I/O scan also have

This 2. Draw me diagram to interfere 2 chops of 8k KOM and I chips




The formar of control word is as per the requirements of programmer were control word is were then into the content word register of 80 55 A. No read operation of control word is allowed.



ans 4. Woute a short mote on programming in 8255 in a mode 2.

In In mode 2, port A can be used as a bidirectional I/o part into hand enaking capabilities whose signals are provided by part C. hand enaking capabilities whose signals are provided by part C. fort B can be used einer is simple I/o mode or handshaking




When the 8285 programming and operations is operated in mode 2. Por A can be used as a bi-directional 8-bit J/O bus using for handstraking. Port 8 can be programmed in Mode O or in mode 2. when part B is programmed in mode I , Plo-Pl 2 lives of Port c are used as handstaking signal ares 5. What is the difference between 8 x 53 and 8 25 47 8853 → It operating frequency is 0-10 NHz. → It was H-Mos technology → Read-Back commoned is mailable - Its operating frequency is 0- 2.5 Mz - It was N-MUS frequency -> Read - Back command is not available → Read and write of the same connece can be interleaved - Read and write of same counter cannot be interlianced. gues 6. Explain the vonois modes of operation of 8254 programmable intende Limer are 6 operating modes of 8254 cuips Az There This is used for event country. After writing the Interrept and terminal count Mode 0 until counter reaction, it is I by I after each Clock cycle brate = 1 indicales enable country and midicales disable counting. Hardware Letinggrusse one strat Mode 1 OUT will be high at first, It will go dow on clock pulse following trigger to begin on that pulse Remains Remain o until O comba geather o Rate Generator Mode 2 Britially OUT is low. When counting is enabled it goe high. This process repeats periodically square mane generator If Erate is 2, then comity is enabled, otherwise Made 3 It is disabled In Had OUT value is high and 30 low when come is at last stage. Modey State trigged of GATE is 2, the country is enabled, otherwise it is disabled this pials OUT Nalne is high and so low When come is at last stage. Mode 5 Hardware subjally OUT is high. The country is triggred. trigerred Stroke by the sising edge of the GATE gues 7, must ar me major limitation of 8085 interript scheme of stan

are the limitations overcomed by 8d 59? Explain with help of 8d 57 block diagram? Aux - In 8085, processor com perform my writhernatic and logical ofure-In 8085, only 16 bit address lines me can address only 40 to -> 8085 Me eras multiplened address and data bus, so extra hardware is required to septrale address and data signals. -> The 8250 programmable introups control has 8 intorrupt pins thus can # Overcome by 8259 The priority of interrupt in 8259 can be programmed. The priority of interrupts is decided by different operating modes. A single 8259 can handle 8 interrupt inputs byt by Cascadiny multiple 8259, it can handle mained by interrupt inputs. Control Logic TISR TISR TIRR JR7 RO - FRIW JMR JMR anes 8, write a short note on 8279 keyboard 1 display interface.

Ly A programmable keyboard and display interfacing chip. Scans and encodes up to a 64 key keyhoard controls up to 0 16- buts disit numerical display keyboard bethin has a built in

FIFO 8 character buffr. The display is controlled from on FIFO SIMMEN Internal pala Rus Keyboard + dehome & Control & FIFO / server Airplay address register control Timing 19 -> RAM die Jahren Timing P comm



MODEM CONTROL (MODVLATOR / DEMODULATOR)

A device converts analog to digital signal and vice versa and belps

the computer to communicate over telephone Lines or cable wires

The following are active - low pairs of modern.

DSR - both set keady eight he an input light

DTR - Dasa terrumal heady is an owther signal

CTS - It is an input signal which controls to data transmit circuit
RTS - It is an owner signal which is used to set status RTS.

TRANSMIT Luffer - Mins block is used for parallel to service converses

Plansmission onto the common channel

-TXD: It is an owhest signal, it its wake is one, means rammitter will tromsmit the data.

TRANSMIT CONTROL :

The block is used to control the data frammusian with the help of

TXRDY: It means transmitter is ready to transmit data character following sim:

TXEMPTY: In owput signal which indicate that TXEMPTY pin has from mitted all my data characters and konsmitter is empty no.

RECEIVED BUFFER :

This block acts as a buffer for the received data. RXO: An input signal which receives the data

RECEIVE CONTROL:

The block controls the receiving data.

RXR:DY: In input signal indicates that it is ready to receive

RXC: In active-low input signal which controls the data trans-minion rate of received data.

SYNDET/BD: An input or output terminal. External synchronous mode input terminal and asynchronous mode output terminal.

Questo. Draw the interface of 8025) with 8086 in IO mapped Jo mode.

An Here, RD and WR signess are activated when M/IO signel is not as 8251 in 8 bit device. Reset out signal forom clock generator is consider to the sieset Dynal of the 8 251

I/o map:

Ragister O	A6	As	Au	A 3	'AZ	AI	Ao	
De Pogister 0		Political Co.	100 miles		Carlotter and		100000000000000000000000000000000000000	
Dan ny	0	0	0	0	0	0	0	004
control Register 0	0	0	0	0	0	١	0	ОАН

