

Assignment - 2


Ques 1. What are the differences between 8085 and 8086?

Property	8085 μp	8086 μp
Data Bus size	8-bit	16-bit
Address Bus size	16-bit	20-bit
Clock speed	3 MHz	5.8 - 10 MHz
Duty cycle for clock	50%	33%
Flags	It has 5 flags (sign, zero, aux-carry, parity, carry)	It has 8 flags (overflow, direction, interrupt, trap, sign, zero, aux-carry, parity, carry)
Pipelining	Does not support	supported
Memory Segmentation	Does not support	supported
Memory size	64 KB	1 MB
Presence of min. & max. mode	Not present	present

Ques 2. Draw and explain the timing diagram of memory write machine cycle in minimum mode.

- Ans 2. i) A write machine cycle also begins with the assertion of ALE and the emission of the address.
- ii) The \overline{M}/IO signal is again asserted to indicate a memory or I/O operation.
- iii) In T_2 ; after sending the address in T_1 , the processor sends the data to be written to the addressed location.
- iv) The data remains on the bus until middle of T_4 state.
- v) The WR becomes active at the beginning of T_2 .
- vi) The BHE and A_0 signals are used to select the proper byte or bytes of memory or I/O word to be read or write.

IO/M	RD'	WR'	Transfer type
0	0	1	I/O read
0	1	0	I/O write
1	0	1	memory read
1	1	0	memory write



Ans 3. List advantages of memory segmentation in 8086


- It allows the memory addressing capacity to be 1MB even though the address associated with individual instruction is only 16-bit.
- It allows instruction code, data, stack, and portion of program to be more than 64KB long by using more than one code, data, stack segment and extra segment.
- It facilitates use of separate memory area for program, data and stack.
- It permits a program or its data to be put in different areas of memory, each time the program is executed.

Ans 4. Draw and explain the interrupt sequence for 8086. Also explain the interrupt response sequence of 8086.

Available Interrupt Pointers (224)

Reserved pointers

Dedicated interrupt pointer



5) When new CS: New IP provides new physical address from where user ISR routine will start

6) As for each type, four byte. (d for NEW is word 2 required; thereafter interrupt pointer table occupies up to the first 1K bytes of lower memory.

7) The total interrupt vector table is divided into three groups.

- (a) Dedicated Interrupt (Int 0 - INT4)
- (b) Reserved Interrupt (Int 5 - Int 31)
- (c) Available Interrupt (Int 32 - Int 255)

Interrupt response Sequence

1. The value of flag register is pushed into the stack. It means that the first value of SP is determined first value of SP is differentiated address of stack sequenced.
2. The value of starting memory address of CS (code segment) is pushed into the stack.
3. The value of I/P (Instruction Pointer) is pushed into the stack.
- 4) IP is loaded from word location (Interrupt type) + 04.
- 5) CS is loaded from the next word location.
- 6) Interrupt and TRAP flag are reset to 0.

3FFH	Type 255 pointer (available)
3FCH	
0B4H	Type 33 pointer available
080H	Type 32 pointer available
07FH	Type 31 pointer available Reserved
014H	Type 5 pointer (reserved)
010H	Type 4 pointer overflow
00CH	Type 3 pointer 1 byte instruction
008H	Type 2 pointer (non mask)
0004H	Type 1 pointer single step
000H	Type 0 pointer divide error

← 16 bits →

1) The interrupt vector table is the link between an interrupt type code and the procedure that has been designed to service interrupts associated with that code. 8086 supports total 256 bytes.

2) For each type, it has to reserve 4 bytes i.e. double pointer word. This double word pointers contain the address of the procedure that is to service interrupts of that type.

3) The higher addressed word of the pointer contains the base address of the segment containing the procedure. This base address is New CS.

4) The lower addressed word contains the procedure's offset from the beginning of the segment. This offset is normally called mask.

Ques 5. WAP in 8086 to sort the following array in ascending order
 Call num in hexadecimal format 11, 05, 08, 55, 33, 58, 25, 53

Instruction	Address	Data
MOV SI, 500 : Point 500 using SI register	500	11
MOV CL, [SI] : Load the block size into CL register	501	05
MOV CH, 00 : Clear CH register	502	08
INC SI : Increase SI to point next location	503	55
MOV AL, [SI] : Load data from array to AL	504	33
DEC CL : decrease CL by 1	505	88
JNC SI : Point to next next location	506	85
CHP AL : if CH=0, jump skip otherwise take the memory element.	507	53

JNC SKIP : if CL=0
 jump to skip

MOV AL, [SI]

SKIP: INC SI : Point to next location

LOOP CL : Go to loop until CL is not 0

MOV [SI], AL : store AL into memory

HLT

Terminates the program.

Ques 6. How will 8086 use a byte from EVEN and ODD memory banks. Explain?

Ans The 8086 processor provides a 16-bit data bus. So it is capable of transferring 16-bits in one cycle but each memory location is only of a byte (8-bit), therefore we need two access cycles to access 16 bit data (8 bits each), therefore we need two cycles of access 16 bits from different memory location. The solution to this is memory banking. Through memory banking, goal is to access 2 consecutive memory location in one cycle (transfer 16 bits). The memory chip is divided equally into parts (banks). One of the banks contains even addresses called even bank and the other called / contains odd bank. Even bank always gives lower bytes so, even bank is also called lower bank. and Odd bank is also high bank (HB).

The last significant bit of address (A₀ in most is used for byte selection) is reserved for bank selection. Therefore A₀=0 will select ~~even~~ Bank. The BHE signal is used for the selection of odd banks. The processor will use a combination of these 2 signals to divide type of data transfer

BHE	A ₀	Type of transfer
0	0	16-bit transfer from both HB & LB
0	1	8-bit data transfer from HB
1	0	8-bit data transfer from LB
1	1	None

The interrupt response sequence of 8086.

In this case, the first machine cycle generates an odd address ($A_0 = 1$) transfer four order 8 bit data bus on a higher order 8-bit data bus or a higher order data bus. In the second machine cycle, the higher order data bus will be transferred to the lower order data bus.

Ans 7. Draw and explain the flag register of 8086

Bits	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Flags					0	0	1	T	S	Z		AC		P		CF

The flag register is one of the special purpose registers. The flag bits are changed to 0 or 1 depending upon the value of result after arithmetic or logical operations.

STATUS FLAGS: S - After every operation if MSB is 1, then indicates the number is -ve and flag is set to 1.

Z - If total register is 0, then only Z flag is set.

AC - When some arithmetic operations generate carry after half and sends it to upper half. The A will be 1.

P - This is even parity flag when result has even number of 1 it will be set to 1 otherwise 0.

CF - This is carry bit if some operation generates carry after operation this flag is set to 1.

O - The overflow flag is set to 1 when result of signed operation is too large to fit.

CONTROL FLAGS:

D - This is direction flag. This is used in string related operations. $D=1$, then string will be accessed from higher memory address to lower address. If $D=0$, then it will do reverse.

I - This is interrupt flag. If $I=1$, the μp will recognize the interrupts from peripheral. For $I=0$, the interrupt will be ignored.

T - The TRAP flag is used for on-chip debugging. When $T=1$ it will work in a single step mode. After each instruction, one internal interrupt is generated it helps to execute some program instructions.


Ans 8. What are logical and physical addresses? How the physical address are generated?

The logical address is generated by the processor for execution of program. Logical address contained in one of 16-bit contents of the segment registers CS, DS, ES and SS.

The base segment is contained in one of the 16-bit content of segment registers CS, DS, ES and SS.

The physical address or the real address is formed by the

Ans 9. Draw and explain maximum mode configuration of 8086.



In the max mode, the 8086 operates by ~~driving~~ tripping the $\overline{MN}/\overline{MX}$ pin to ground. In this mode, the processor derives the status signals S_2 , S_1 , and S_0 . Another chip called bus controller derives the control signals using this status information. In the max mode, there may be more than 1 processor. In the system configuration the other components system organization is shown in figure and are same as minimum mode system.

The basic functions of the bus controller chip 8288, is to derive control signals like RQ^* and WR^* (for memory and I/O devices), DEN^* , DT/R^* , ALE etc. using the information mode available by the CPU. It derives the O/P of ALE , DEN^* , DT/R^* , $MWTC^*$, $AMWC^*$, $JORC^*$, $IOWC^*$ and $AIOWC^*$. The AEN^* , IOB and CEN pins are especially useful for jip systems. AEN^* and IOB generally grounded CEN pin is usually tied to +5V.