ASSIGNMENT -4 Microprocesser of Micro controller (ETEE-310) (Name - Syeda Reelia Quasar) (Roll no. - 14114802719) Explain the Junctional block diagram of 8257 with pin details. And 8257 Pin diagram Data Bus (Do-D7): These are bi-directional tri-state signals connected to the system data bus. When CPU is Thowing control of system bus it can access contents of address register of a terminal segister, status segister, made set register of a terminal court register of it can also program, control registers of DMA controller, through the data bus. MARKE DACKE

During DMA cycles these line are used to send squifcant bytes of the memory.

8257 fin description Adoleus Bus (AO-A3 + Ay-A7) > Adoless Shobe (ADSTB)

Adoless Enable (OT) > Memory Read of Memory Write (MEMR, MEMN) > 1/0 Read of 1/0 write Clor of 10w) -> chip Select (C3) -> Reset > Leady -> Hold Request (HRQ) -> Hold Ackniwledge (HLDA) -> DREQO - DREQ3 -> DACKO-DACK3 > Teminal Count (TC) -> Mark 8257 Block dagram e DRQO 16 bit DHA addr - DRUI 16 bit adds curry IOR -DRQ2 JOW (-)9 write CLK CH2 16 bit adds CNTR -> DACK, RESET Lugic C DRU3 CM3 16 bit adds CNTR (soral logic mode Periority renders Internal bus te MARK

Sata Bus Buffer

It is a tri-state, bi-objectional, eight but buffer which interfaces the \$257 to the system data bus. In the slave mode, it is used to transfer data between microprocessors of internal register of \$257. In master mode, it is used to sense higher byte address (Ag-Ags) on the data bus.

Write logic

when the CPU is programming or reading one of the internal register of 8287 Pin diagram, the Readly write logic accept the 1/0 Read or 1/0 write signal, de codes the least significant four addiess bits (Ao (A3)) & either the least significant four addiess bits (Ao (A3)) & either the least significant of the dater bus into the addressed write the content of the addressed register onto legister on places the content of the addressed register onto

Dwing DMA cycles the Read/write Cogic generates the 1/0 read by nal read f memory write of 1/0 write 4 memory read by nal which control the data transfer b/w peripheral of memory device.

8257 DMA Controller operating Modes

The 8257 Pin diagram provides four identical channels, labeled cho to CH3. Each channel has two sixteen bit register

(DADMA address Angister DA tenninal count register

DMA address register

Shows the format of DMA address register. It specifies the address of the first hemory location to the accessed.

the value into the low order 14 bits (C13-C8) of the ferminal count register specifies the no. of DMA cycles who one before the terminal count (TC) output is activated. It controls the sequence of operations during all DMA cycle by generating the appropriate control signal of the 16-bit address that specifies the memory location to be accessed. Mode Set Register Gives the found of mode set register. Least significant four bits of mode set register, when set, enable each of the four DMA channels. Host significant four bits allow your different options for the 8257 Pir diagram bits allow your different options Shows the kegister format. As said earliers, it indicates which channels have rached a terminal count condition I includes the update may described previously. Stat us Register B7 B6 B5 B4 B3 B2 B1 B0 000 1 To Status for channel o yphate flog To Status for chamel 2 TC status for channel 3 Status Register Priority Resolver It resolves the peripherals lequest. It can be programmed to work in two modes, either in fixed mode or lotating priority mode.

what are the additional features of 80186 compared to 8086. And The 80186 inst a processor, it's a micro controller. It integrates things like the interrupt controller on the chip. The 80869 with a number of enhancements like a multi-bit immediate shift instruction. The 80286 is a whole different beast. It adds 16-bit protected mode, of could address 16 MiB instead of the just 1 MiB of the 8086/80186. It shared the extented instruction of the 80186 of has a number of extra instruction itself g mostly ones concerning the platected mode. 13 Write a mogram to calculate Area of a circle reprocesser 8087. Aus diamts Real 4 12-93 Get area of circle: Area = PI* (D/2)2 fld1 st, st tadd diamtr Fliver st, st Smul fldpi fmul

Discuss 80386	the basic microproce	diperences sser.	b/w 80288 y	Y
Am Specifica CPU Spec		80286 6 to 25 MHZ	80386	
Coses		1	12 to 40 x	14
RAM		16 MB	4 G B	
Functional Vi		4	6	
Pipeline Stag		3	3	
Cache off ch		0	Yes (Suppo	1+
Cache on chi	þ		0	
Transistor	1,34,	006	475,000	
80386 micropio	Cessor			
Following are #	hw 1 32	of 80386 n	micropie cess or	
Following are the jeatures of 80386 microprecessor 32 bit data bus of 32 bit memory address > It addresses up to 409 bytes of memory				
→ 80386 SX: add	less 16M h	sytes y memory		
> 80386 SLC: 0 contain internal piecess data	cache me at high	bytes of me money which or rates.	allow it to	

Draw of Exploin the block dagiam of 80386 midopiccessot. Solder Solder Bus Inleface Page Cache Ams degister unit! Control and Limit and atribute Regnes attribute mioruzer PLA PLA nengang nanagement unit Brotechim Address driver Test unit Ripeline control agde pere-Jesen Unit Ins knubion miliplener/ Leurde mit Brefleber Transciols Barrel Recode tostruction ando 16 byte from ever Milter dewder Lagrenary Multiply divide Persoled instemblish Control anen Rigister Rom Architecture of 80386 M- processor ALV Execution Whit has 6 functional units which are as follow: Basically, Bus Interface Unit code fetch Unit Instruction De code Unit Execution Unit Memory Managment Unit As we already discussed that the so386 ability of 3 stage pipelining thus performs execution simultaneously along with memory decoding, of execution simular bus accusing.

The bus interface unit as BIV holds as 32-617 bidirectional data bus as well as a 32-617 address bus The BIV connects the peripheral devices through the memory Unit of also control the intogracing of external buses with the coprocessors.

@ Code Rejetch Unit

This Unit fetches the instructions stored in the memory by making use of system buses. As the unit fetches one double world in a single access. But prefetching one double world in a single access. But prefetching of instruction & strong it in the queue reduce the wait for the upcoming instruction to almost zero.

- (3) Instruction Decode Unit

 We know that instruction in the memory is stored in

 the form of bits. So this unit decodes the instruction

 stored in the prefetch queue.
- The decoded instructions are stored in the decoded instructions the decoded instruction are provided to the execution queue. So, there instruction are provided to the execution.

 Unit in order to execute the instructions.
- Memory Management Unit

 This wit has two square unit within it.
 - O Segmentation Unit
 - @ laging Unit

gmentation Unit The Segmentation Unit plays a vital sole in the 80836 mide processor. It gless a protection mechanism in order to protect the code or data present in the memory from application programs. Paging Unit The paging Unit operates only in protected mode fit charges the linear address into a physical address. As the programmer only provides the virtual address of not the physical address. Discuss in defail, the evalution of Pentium processors with regards to the New Jeatures added in every model, ie Pentium I to Pentium IV. 1971-81 - The 4004, 8008 of 8000 1978-82 - japx86, 8088 f 80186 1981 - japx 432 1982 - 80286 1988-94 - 386 4 37-6 1989 - 486 + 1860 1983 - Pentium 1994-99 - Bumps in the soad 1995 - Pentium Mo 1997 - Pentium 11 + Pentium 11 Xeon 1998 - Celeson Pentium III f pentium III xeon Pentium 4 1000 -2001 - Xeon 1 fanium 2001