

## Binary Multiplier:

Multiplying a  $2 \times 2$  bit numbers


$$\text{Let } \begin{array}{r} 11 \\ \times 11 \\ \hline (3) & (3) & (9) \end{array} = 1001$$

$A_1$	$A_0$	$B_1$	$B_0$	$P_3$	$P_2$	$P_1$	$P_0$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
0	1	1	1	0	0	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0
1	0	1	0	0	1	0	0
1	0	1	1	0	1	1	0
1	1	0	0	0	0	0	0
1	1	0	1	0	0	1	1
1	1	1	0	0	1	1	0
1	1	1	1	1	0	0	1

## Basic Algorithm of Multiplications:

$$\begin{array}{r}
 \begin{array}{c} B_1 \quad B_0 \\ \times \quad A_1 \quad A_0 \\ \hline \end{array} \\
 \begin{array}{c} \text{carry} \quad \downarrow \\ A_0 \cdot B_1 \quad A_0 \cdot B_0 \end{array} \xrightarrow{\quad \text{1 bit it is (bcz it is simply} \quad} \\
 \begin{array}{c} \downarrow \quad A_1 \cdot B_1 \quad A_1 \cdot B_0 \\ \hline \end{array} \quad \begin{array}{c} \text{AND of } A_0 \text{ and } B_0 \end{array}
 \end{array}$$

↳ Circuit Diagram



$S = \sum_{i=0}^3 \text{bits}_i \oplus \text{output}_{\sum_{i=0}^3 \text{bits}_i}$

Two Approaches:

(i) 1st Approach: Simplify by truth Table  
then we'll have to make k-map,  
we have only learned k-map till  
4 variables.

Let:  $A = 3\text{-bits}$ ,  $B = 4\text{-bits}$

total bits of inputs are 7, so it  
has complex one K-map, hence we  
will use 2nd approach.


(ii) 2nd Approach: Algorithmic Approach

$$A \times B = (m+n) \text{ bits} \quad A = m \text{ bits}$$

$$B = n \text{ bits}$$

	$B_3$	$B_2$	$B_1$	$B_0$	
					$P_0$
					$P_1$
carry					
$s_4$	$A_3 B_3$	$A_2 B_3$	$A_1 B_3$	$A_0 B_3$	
$s_3$	$A_3 B_2$	$A_2 B_2$	$A_1 B_2$	$A_0 B_2$	
$s_2$	$A_3 B_1$	$A_2 B_1$	$A_1 B_1$	$A_0 B_1$	
$s_1$	$A_3 B_0$	$A_2 B_0$	$A_1 B_0$	$A_0 B_0$	
					$P_0$
carry+	$s_3 + A_2 B_2$	$s_2 + A_2 B_1$	$s_1 + A_2 B_0$	$s_0 + D$	
$A_2 B_2$					$P_1$
					$P_2$
					$P_3$
					$P_4$
					$P_5$


## Logic Diagram:



# Magnitude Comparator Circuit:

## 2-Bit magnitude comparator:

Circuit: A, B are 2 bit numbers



A <sub>1</sub>	A <sub>0</sub>	B <sub>1</sub>	B <sub>0</sub>	E	S	G
0	0	0	0	1	0	0
0	0	0	1	0	1	0
0	0	1	0	0	1	0
0	0	1	1	0	1	0
0	1	0	0	0	0	1
0	1	0	1	1	0	0
0	1	1	0	0	1	0
0	1	1	1	0	1	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	1	0	0
1	0	1	1	0	1	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	1	0	0

→ Simplify equations for E, S, G to make a circuit:

→ Which circuit can be used for comparison?

$$A \mid B \mid F \text{ (XNOR)} \Rightarrow A \oplus B = F$$

$\begin{array}{|c|c|c|} \hline A & B & F \\ \hline 0 & 0 & 1 \\ \hline 0 & 1 & 0 \\ \hline 1 & 0 & 0 \\ \hline 1 & 1 & 1 \\ \hline \end{array}$  tells about equality

$$\begin{array}{|c|c|c|} \hline A & B & F \\ \hline 0 & 0 & 1 \\ \hline 0 & 1 & 0 \\ \hline 1 & 0 & 0 \\ \hline 1 & 1 & 1 \\ \hline \end{array}$$

$$\begin{array}{cccc} A_3 & A_2 & A_1 & A_0 \\ \hline B_3 & B_2 & B_1 & B_0 \end{array}$$

$$x_3 \quad x_2 \quad x_1 \quad x_0 \quad x_0 = A \odot B$$

$$E = x_3 \cdot x_2 \cdot x_1 \cdot x_0$$

(dot P AND of all outputs ( $x_0, x_1, x_2, x_3$ ) so if any output is different, it will give that numbers are not equal)

To check greater:

$$\begin{array}{r} A \\ | \\ 1 \ 1 \ 1 \ 0 \end{array}$$

$$\begin{array}{r} B \\ | \\ 1 \ 1 \ 1 \ 0 \end{array}$$

$$G = A_3 \cdot B_3' + x_3 \cdot A_2 B_2' + x_3 \cdot x_2 \cdot A_1 B_1' + [x_3 \cdot x_2 \cdot x_1 \cdot A_0 B_0']$$


$A_3 \cdot B_3' = (1)(0) = 0 \rightarrow$  it shows that both of them are same, so logic moves to next bit.  
 ~~$A_3 \cdot B_3' = (0)(0) = 0$~~   $\hookrightarrow$  it shows that

To check smaller:

$$S = A_3' B_3 + x_3 \cdot A_2' \cdot B_2 + x_3 \cdot x_2 \cdot A_1' B_1 + x_3 \cdot x_2 \cdot x_1 \cdot A_0' B_0$$

E, S, G  $\rightarrow$  extensible for higher bits

## Circuit Diagram:



- For G, same as S but take A<sub>0</sub>B<sub>0</sub> as input instead of A<sub>0</sub>B<sub>0</sub>'.  
 $(x'y + xy')$

f | 1<sup>b</sup>  
e | 9 | c

## BCD to seven segment Decoder:

w	x	y	z	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	0	0	1	1

don't cares in BCD:

⇒ don't cares are considered in its simplification.



in CPU, controls

## Decoder: For $n=2$ :

$$n \times 2^n$$

$$2 \times 4$$

$$2 \times 4$$



x	y	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

{ Q# Design a  $n \times 2^n$  decoder where  $n=2$  (or any no.)?  
Q# Design a 5x80 decoder? (wrong question-  
as  $n=5$  and  $n \times 2^n = 5 \times 2^5 \neq 5 \times$

Expression for D<sub>0</sub>:


$$D_0 = x'y'$$

$$D_1 = x'y$$

$$D_2 = xy'$$

$$D_3 = xy$$

Circuit Diagram:



## 3x8 Decoder:

Design a 3x8 decoder?


$$3 \times 2^3 = 3 \times 8$$

x	y	z	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1


Expressions:

$$\begin{aligned} D_0 &= x'y'z' & D_3 &= x'y'z & D_6 &= xyz' \\ D_1 &= x'y'z & D_4 &= xy'z' & D_7 &= xyz \\ D_2 &= x'y'z' & D_5 &= xy'z \end{aligned}$$

Circuit Diagram:




## Enable Decoder:




- If Enable(E) has 0, output will always be zero irrespective of inputs (x,y).
- If E has 1, output will have appropriate output with respect to x,y.

Attach Enable (E) with every AND gate:



## Altered Enable Decoder:

→ such that for  $E = 1$ , output should be Q and vice versa. → by NOT of enable (E)




What happens when NAND is implemented in Decoder?


Truth Table:

x	y	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0


Circuit:



→ Design a 4x16 decoder using two 3x8 decoders?




→ Design a  $4 \times 16$  decoder using appropriate no. of  $2 \times 4$  decoders.




Design a  $4 \times 16$  Decoder using appropriate no. of  $2 \times 4$  decoders

w	x	y	z	D <sub>0</sub>	.....	D <sub>15</sub>
0	0	0	0	1	.....	
0	0	0	1		.....	
0	0	1	0		.....	
0	0	1	1		.....	
0	1	0	0		.....	
0	1	0	1		.....	
0	1	1	0		.....	
0	1	1	1		.....	
1	0	0	0		.....	
1	0	0	1		.....	
1	0	1	0		.....	
1	0	1	1		.....	
1	1	0	0		.....	
1	1	0	1		.....	
1	1	1	0		.....	
1	1	1	1		.....	

Using four  $2 \times 4$  decoders:



Using five  $2 \times 4$  Decoder:




Full Adder Circuit:  $(x, y, z) \rightarrow \text{inputs}$

$$\begin{cases} S = \Sigma(1, 2, 4, 7) & (\text{sum of minterms}) \\ C = \Sigma(3, 5, 6, 7) \end{cases}$$

Decoder helps in implementation of functions.

We can implement these functions easily using  $3 \times 8$  decoder as it has 3 inputs ( $x, y, z$ )

Sum implementation:



Implementation of min-terms using  $3 \times 8$  decoder:

↓ without simplification (no K-map required)


+ Designing a decoder

# Decode a decoder using smaller decoder.

# Design using min. no. of decoder

# implement functions (find minterms  $\rightarrow$  then implement)

## Encoder:



D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	x	y	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1


Expression in the form of Min-terms:

$$x = D_4 D_5 + D_6 + D_7$$

$$y = D_2 + D_3 + D_5 + D_7$$

$$z = D_1 + D_3 + D_5 + D_7$$

Circuit Diagram:



If D<sub>6</sub> and D<sub>7</sub> both are 1, then output is 111.

↳ due to priority order →

Priority Order Encoder →

2 Things:

(i) No "D" is 1

(ii) Multiple D's have 1

What to do?

Highest / Lowest

Selection of priority by encoder

Validity output  $\rightarrow$  to check that either input is related to encoder or not.

$\rightarrow$  If V is 0, it means ~~input~~ is invalid.

$\rightarrow$  If V is 1, it means ~~input~~ is valid.

### Priority Encoder:


D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	x	y	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	depends on priority	0	1
0	1	0	0	1	0	1
X	X	1	0	1	1	1
0	0	0	1	1	1	1

For high priority:  
 $x=0, y=1$

For high-Priority 4x2 encoder:

D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	x	y	V
0	0	0	0	X	X	0 $\rightarrow$ invalid input
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

Will it be solved by ORing? [No]



Combinations:

For  $x=1$ :


Inputs	x	y
XX10	1	0
XXX1	1	1
X1X1	0	1
XX11	1	1

XXXI

0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1


K-Map for x:

For y:



$$x = D_3 + D_2$$


For y:



$$y = D_3 + D_1D_2'$$

## Circuit Diagram:

↳ 4x2 Priority Encoder with Validity bit:



Draw an encoder such that Validity bit gives zero for invalid input that is hard coded? (Data is valid only for one 1 in input) ↴  
here

↓ no priority:

Hence, only four inputs will be valid/legal. Remaining 12 inputs will be illegal/invalid in this case. So, what to do?

find V by using k-map and  $x_1y$  will be found easily.

$D_0$	$D_1$	$D_2$	$D_3$	$x$	$y$
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1


## Least Priority Encoder:

D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	n	y	z
1	x	x	x	0	0	
0	1	x	x	0	1	
0	0	1	x	1	0	
0	0	0	1	1	1	

## Multiplexers:

↳ in ALU


used in Arithmetics <sup>to</sup> select an operation



(2<sup>n</sup>)

solution selection lines (n)

General:



(2<sup>n</sup>)

selection (n)


→ multiple inputs (2<sup>n</sup>)

→ one output

→ multiple selection lines (n)

$(2^n \times 1)$

### 4x1 Multiplexer:




Selection (tells which input data to  
(2) select and send it to output)

If multiplexer selects ~~input~~ its data to output no. 1, so it sends its data to output.

If it selects ~~input~~ its data to output no. 3, so it sends its respective data to output.

### 8x1 Multiplexer:




OR Gate: At least one '1'

AND Gate: At least one '0' > output can be predicted

S0	S1	F
0	0	I0
0	1	I1
1	0	I2
1	1	I3

# Circuit Diagram: By using 2x4 Decoder

(example)



These Four AND gates are not going to give 1 as output at the same time. Only one AND gate will produce 1 at a time for a diff. combination of  $S_0, S_1$ .

$S_0$	$S_1$	$F$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$



## Property of AND:

→ at least one 0 predicts that AND gate is going to produce 0 as a result.

## Property of OR:

→ at least one 1 predicts the output


By using  $4 \times 2^{2 \times 4}$  decoder:



## 8x1 Multiplexer:

$S_2, S_1, S_0$	$F$	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
0 0 0									
0 0 1									
0 1 0									
0 1 1									
1 0 0									
1 0 1									
1 1 0									
1 1 1									



Circuit Diagram:



"Design a 4x1 multiplexer by using appropriate number of 2x1 multiplexer."

$S_1$	$S_0$	F
0	0	I <sub>0</sub>
0	1	I <sub>1</sub>
1	0	I <sub>2</sub>
1	1	I <sub>3</sub>

2x1 MUX



Stage 1  
 $S_0 = 1$   
multiplexers


↳ least significant  
Selection lines  
are used

$S_1 \quad S_0$


Two Stages:

- (i) Least Significant Selection lines at stage 1
- (ii) Most significant Selection lines at last stage

Design a 8x1 multiplexers using appropriate number of 2x1:



Circuit:




level 1/

stage 1

(least significant selection line)

8x1 Multiplexer by using two 4x1 and one 2x1 :



Implementation of Boolean Functions by using multiplexer:

For  $n$  inputs, use  $(n-1)$  lines wala multiplexer.

$$F(A, B, C) = \Sigma(1, 3, 5, 6)$$

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0



Implementation Table:

I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>
0	1	2	3
4	5	6	7
0	1	A'	A

as no circled digit due to being not in & as minterms

due to single circled digit.

Circuit




$$F(A, B, C, D) = \Sigma(0, 1, 3, 4, 8, 9, 15)$$

A	B	C	D	F
0	0	0	0	01
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	d	0	1
1	0	8	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0

# Implementation Table:

	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
$A'$	0	1	2	3	9	5	6	7
$A''$	8	9	10	11	12	13	14	15

1 1 0 A' A'' 0 0 A''




For ACD as selection line:

So, now as B selection line is left, toh  
table will be implemented on B.

	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
$B'$	0	1	2	3	8	9	10	11
B	4	5	6	7	12	13	14	15

1 B' 0 B' B' B' 0 B

Circuit:



$$F(A, B, C) = \Sigma(1, 2, 4, 7)$$



Implement with C as selection line:

	I <sub>0</sub>	I <sub>1</sub>
A'B'	0	1
A'B	2	3
AB'	4	5
A'B'	6	7

↓


$= A'B + AB' \quad \rightarrow \quad A'B' + AB$

$= A \oplus B \quad \quad \quad = A \odot B$

④ If it is mentioned in question to use one specific selection (such as C), now we know that 2x1 multiplexer has only one selection line.

⑤ If it is mentioned in Q to use a specific multiplexer (such as 2x1) now we know that only one input will be taken as selection line.

Circuit:




With B as selection line

	$I_0$	$I_1$
$A'C'$	0	2
$A'C$	1	3
$AC'$	4	5
$AC$	6	7


$$\begin{aligned} & - A'C + AC' \\ & = A \oplus C \end{aligned}$$

A	B	C	
1	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7


Circuit:



### De-Multiplexer:



## Circuit: De-Multiplexer



8x3

4x16

## Combinational Circuits:

- Decoder
- Encoder
- Multiplexer
- De-Multiplexer

Identify on the base of their sizes:

i.e., 8x3, 4x16, 1x32, 32x1

End of Ch # 4