# 4-Bit Asynchronous Up Counter using Mixed Signal

# Syed Imaduddin

Zakir Husain College of Engineering and Technology, Aligarh Muslim University 25 September 2022

Abstract—In recent years, asynchronous counters have gained popularity due to their low power consumption and low noise emissions. Furthermore, they are used as frequency dividers, as divide-by-N counters. This project involves designing a 4-bit asynchronous up counter. The circuit will consist of T flip-flops, a ring oscillator and an Analog to Digital Converter (ADC), used as an interface between digital and analog signal. The emphasis of the project is to design a mixed signal circuit of a 4-bit asynchronous up counter. The T flip-flops are for designing a digital circuit written in Verilog and the ring oscillator is for designing an analog circuit.

## I. CIRCUIT DETAILS

A 4-bit Asynchronous up counter contains four T flip-flops (digital block) and a ring oscillator (analog block) as shown in Figure 1. It counts from 0 to 2<sup>4</sup>-1, i.e. 15. All flip-flops have their T-input connected to 1. In each flip-flop, the output changes asynchronously on the negative edges of its clocks. In the first T flip-flop, the clock signal is directly applied, which is a ring oscillator signal converted to digital by ADC. When the clock signal is on a negative edge, the output of the first T flip-flop toggles. A second T flip-flop is controlled by the output of the first T flip-flop. Thus, every negative edge of the output of the same way, the third and fourth T flip-flops toggle for every negative edge of clock of the second and third T flip-flops, respectively.

#### II. CIRCUIT DESIGN




Fig. 1. Block diagram of 4-bit asynchronous up counter

#### III. CIRCUIT WAVEFORM

In the case of T flip-flops, assume the initial status from rightmost to leftmost is  $Q_3Q_2Q_1Q_0$ =0000. Here,  $Q_3$  &  $Q_0$  are MSB & LSB respectively. In Figure 2, we can see the output waveforms of  $Q_0$ ,  $Q_1$ ,  $Q_2$ , and  $Q_3$ , and the working of the 4-bit asynchronous up counter is described in Table I.




Fig. 2. Output waveforms of  $Q_0$ ,  $Q_1$ ,  $Q_2$ , and  $Q_3$ 

No of negative edge of Clock	Q <sub>0</sub> (LSB)	$\mathbf{Q}_1$	$\mathbf{Q}_2$	<b>Q</b> <sub>3</sub> ( <b>MSB</b> )
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	1	0	1
11	1	1	0	1
12	0	0	1	1
13	1	0	1	1
14	0	1	1	1
15	1	1	1	1
16	0	0	0	0

## REFERENCES

- Digital Electronics: 4 Bit Asynchronous Up Counter, Neso Academy, https://www.youtube.com/watch?v=eEeBh8jfDjg
- [2] Cadence Tutorial for Ring Oscillator with Parametric sweep, GoldLighT Technologies Pvt. Ltd., https://youtu.be/t5emusIwI70