
Project Summary
Schematic
190 Cells
767 I/O Ports
1626 Nets


Project Summary
Device
X0Y5
X1Y5
X2Y5
X3Y5
X0Y4
X1Y4
X2Y4
X3Y4
X0Y3
X1Y3
X2Y3
X3Y3
X0Y2
X1Y2
X2Y2
X3Y2
X0Y1
X1Y1
X2Y1
X3Y1
X0Y0
X1Y0
X2Y0
X3Y0


Power
Summary
Settings
Summary (34.931 W, Margin: N/A)
Power Supply
Utilization Details
Hierarchical (33.981 W)
Signals (4.008 W)
Data (3.501 W)
Clock Enable (0.464 W)
Set/Reset (0.043 W)
Logic (4.078 W)
BRAM (0.139 W)
I/O (25.756 W)
Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.
Total On-Chip Power: 34.931 W
Design Power Budget: Not Specified
Process: typical
Power Budget Margin: N/A
Junction Temperature: 59.2°C
Thermal Margin: 40.8°C (40.6 W)
Ambient Temperature: 25.0 °C
Effective θJA: 1.0°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low
Launch Power Constraint Advisor to find and fix invalid switching activity
On-Chip Power
97%
Dynamic: 33.981 W (97%)
12%
12%
75%
Signals: 4.008 W (12%)
Logic: 4.078 W (12%)
BRAM: 0.139 W (1%)
I/O: 25.756 W (75%)
Device Static: 0.950 W (3%)
User specified ambient temperature of the surrounding air in which the device is expected to operate.
power_1


Project Summary
Schematic
7 Cells
528 I/O Ports
1089 Nets