








Power

Settings

Summary (50.746 W, Margin: N/A)

Power Supply

Utilization Details

- Hierarchical (49.422 W)
 - Signals (5.133 W)
 - Data (4.502 W)
 - Clock Enable (0.609 W)
 - Set/Reset (0.021 W)
 - Logic (5.168 W)
 - BRAM (0.11 W)
 - DSP (1.376 W)
 - I/O (37.634 W)

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: **50.746 W**

Design Power Budget: **Not Specified**

Process: typical

Power Budget Margin: N/A

Junction Temperature: **74.7°C**

Thermal Margin: 25.3°C (25.1 W)

Ambient Temperature: 25.0 °C

Effective θ_{JA} : 1.0°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power

Dynamic: 49.422 W (97%)

Device Static: 1.325 W (3%)

Category	Power (W)	Percentage (%)
Dynamic	49.422	97%
Device Static	1.325	3%
I/O	37.634	76%
Logic	5.168	10%
Signals	5.133	10%
DSP	1.376	3%
BRAM	0.110	<1%

power_1