







Summary

Settings

Summary (37.83 W, Margin: N/A)

Power Supply

Utilization Details

Hierarchical (36.825 W)

▼ Signals (4.523 W)

Data (4.078 W)

Clock Enable (0.412 W)

Set/Reset (0.034 W)

Logic (5.607 W)

BRAM (0.201 W)

I/O (26.494 W)

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 37.83 W

Design Power Budget: Not Specified

Process: typical

Power Budget Margin: N/A

Junction Temperature: 62.0°C

Thermal Margin: 38.0°C (37.7 W)

Ambient Temperature:

Effective θ_{JA} : 1.0°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power

