

4X2 ADDITIVE MULTIPLY MODULE

Submitted by: Suhas Niranjan Yelluru [31371564]



PROF. TIMOTHY STEELE

NJIT

ECE 689

Table of Contents

| STRU | RUCTURE OF PROJECT: | 2 | | |
|--|--|----|--|--|
| 1. | . Designing a single 4x2 AMM: | 2 | | |
| 2. | . Two Latch: for all 3 downto 2 outputs on X _L xY ₁₀ , X _L xY ₃₂ , X _L xY ₅₄ , X _L xY ₇₆ | 4 | | |
| 3.F | Four Latch: for all 5 downto 2 outputs on X _H xY ₁₀ , X _H xY ₃₂ , X _H xY ₅₄ , X _H xY ₇₆ | | | |
| 4. | | | | |
| - | | | | |
| TEST | TBENCH | 7 | | |
| Resu | sults and Discussion: | 8 | | |
| 1. | | | | |
| | G | | | |
| 2. | • | | | |
| 3. | . Outputs: | 10 | | |
| POST | ST BEHAVIORAL SYNTHESIS: | 11 | | |
| | | | | |
| | | | | |
| | | | | |
| Tobl | olo of Figures | | | |
| Idbi | ole of Figures | | | |
| FIGUR | IRE 1: 4x2 AMM | 3 | | |
| FIGURE 2: USING 4x2 AMM'S FOR 8x8 MULTIPLICATION | | | | |
| FIGUR | IRE 3: AMM | 8 | | |
| FIGUR | IRE 4: TWO LATCH | 8 | | |
| FIGUR | IRE 5: FOUR LATCH | 8 | | |
| FIGUR | IRE 6: 8x8 MULTIPLICATION USING 8, 4x2 AMM's | 8 | | |
| FIGUR | IRE 7: PROJECT SUMMARY | 9 | | |
| FIGURE 8: RESOURCE UTILIZATION | | | | |
| FIGUR | IRE 9: NUMBER OF LUT'S, IO'S FF'S ETC USED | 9 | | |
| FIGUR | IRE 10: EXAMPLE OUTPUT#1 | 10 | | |
| FIGUR | IRE 11: EXAMPLE OUTPUT#2 | 10 | | |
| FIGUR | IRE 12: SCHEMATIC FOR AMM USING MENTOR GRAPHICS TOOLKIT | 11 | | |
| FIGUR | IRE 13: SCHEMATIC FOR 8x8 PIPELINED MULTIPLIER USING 4x2 AMM'S | 11 | | |
| FIGURE 14: PAD FRAME FOR AMM | | | | |
| | IRE 15: LAYOUT OF TWO LATCH | | | |
| FIGUR | IRE 16: SCHEMATIC OF FOUR LATCH | 13 | | |
| FIGURE | IRE 17 LAVOUT OF FOUR LATCH | 13 | | |

1. Designing a single 4x2 AMM:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity amm module is
    Port ( clk : in STD LOGIC;
            a : in STD_LOGIC_VECTOR (3 downto 0);
b : in STD_LOGIC_VECTOR (1 downto 0);
c : in STD_LOGIC_VECTOR (3 downto 0);
d : in STD_LOGIC_VECTOR (1 downto 0);
            p : out STD LOGIC VECTOR (5 downto 0));
end amm module;
architecture Behavioral of amm module is
--signal clk : STD_LOGIC;
signal and00 : STD_LOGIC;
signal and10 : STD_LOGIC;
signal and20 : STD LOGIC;
signal and 30 : STD LOGIC;
signal and01 : STD LOGIC;
signal and11 : STD_LOGIC;
signal and21 : STD LOGIC;
signal and31 : STD_LOGIC;
signal falc : STD LOGIC;
signal fa2s : STD LOGIC;
signal fa2c : STD LOGIC;
signal fa3s : STD LOGIC;
signal fa3c : STD LOGIC;
signal fa4s : STD LOGIC;
signal fa4c : STD LOGIC;
signal fa5c : STD LOGIC;
signal fa6c : STD LOGIC;
signal fa7c : STD LOGIC;
begin
    process(clk)
         begin
         if rising_edge(clk) then
              --AND Products
              and00 \leq a(0) AND b(0);
              and10 <= a(1) AND b(0);
              and20 \leq a(2) AND b(0);
              and 30 \le a(3) AND b(0);
              and01 \leq a(0) AND b(1);
              and11 \leq a(1) AND b(1);
              and21 \leq a(2) AND b(1);
              and 31 <= a(3) AND b(1);
              --FULLADDER-1
              falc \le (c(0) AND and 00) OR(d(0) AND and 00) OR(c(1) AND d(0));
              p(0) \le c(0) \times and00 \times and(0);
              --FULLADDER-2
              fa2s \le and10 XOR and01 XOR c(1);
              fa2c \le (and10 AND and01) OR (and10 AND c(1)) OR (c(1) AND and01);
              --FULLADDER-3
              fa3s \leq and20 XOR and11 XOR c(2);
              fa3c \le (and20 \text{ AND and11}) \text{ OR } (and20 \text{ AND } c(2)) \text{ OR } (c(2) \text{ AND and11});
```

```
--FULLADDER-4
             fa4s \leq and30 XOR and21 XOR c(3);
             fa4c \le (and30 \text{ AND and21}) \text{ OR } (and30 \text{ AND } c(3)) \text{ OR } (c(3) \text{ AND and21});
             --FULLADDER-5
             p(1) \le falc XOR d(1) XOR fa2s;
             fa5c \le (fa1c AND d(1)) OR (fa1c AND fa2s) OR (d(1) AND fa2s);
             --FULLADDER-6
             p(2) <= fa5c XOR fa2c XOR fa3s;</pre>
             fa6c <= (fa5c AND fa2c) OR (fa5c AND fa3s) OR (fa3s AND fa2c);
             --FULLADDER-7
             p(3) <= fa3c XOR fa4s XOR fa6c;</pre>
             fa7c <= (fa3c AND fa4s) OR (fa3c AND fa6c) OR (fa4s AND fa6c);
             --FULLADDER-8
             p(4) <= and31 XOR fa4c XOR fa7c;</pre>
             p(5) \le (fa4c AND fa7c) OR (fa4c AND and31) OR (fa7c AND and31);
             end if;
             end process;
end Behavioral;
```




Figure 1: 4x2 AMM

In order to make the operation pipelined, we have to introduce latches for the outputs from AMM1 for the 3^{rd} and 2^{nd} bit, along with a latch for AMM2 for the 5^{th} to 2^{nd} bits.

This is because, these inputs need only one clock to be generated, however, the remaining inputs to the future AMMs would not have been generated.




Figure 2: Using 4x2 AMM's for 8x8 multiplication

2. Two Latch: for all 3 downto 2 outputs on $X_1 \times Y_{10}$, $X_1 \times Y_{32}$, $X_1 \times Y_{54}$, $X_1 \times Y_{76}$

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity twolatch is
    Port ( clk : in std logic;
           p23 : in std logic vector(1 downto 0) := "00";
           o23 : out std logic vector(1 downto 0) := "00"
    );
end twolatch;
architecture Behavioral of twolatch is
   type t mem is array(natural range <>) of std logic vector(1 downto 0);
    signal mem : t mem(0 to 1) := (others => "00");
begin
    process(clk)
    begin
        if rising_edge(Clk) then
            o23 \le mem(1);
            --mem(1) <= mem(0);
            mem(1) \le p23;
        end if;
    end process;
end Behavioral;
```

3. Four Latch: for all 5 downto 2 outputs on X_HxY₁₀, X_HxY₃₂, X_HxY₅₄, X_HxY₇₆

```
begin
  process(clk)
  begin
    if rising_edge(clk) then
        o23 <= mem(1);
        --mem(1) <= mem(0);
        mem(1) <= p23;
    end if;
  end process;
end Behavioral;</pre>
```

4. Calling all the above components to make an 8x8 multiplication:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ece689_proj is
   Port ( clk : in STD LOGIC;
          a : in STD_LOGIC_VECTOR (7 downto 0);
b : in STD_LOGIC_VECTOR (7 downto 0);
          p : out STD LOGIC VECTOR (15 downto 0));
end ece689 proj;
architecture Behavioral of ece689 proj is
    signal a1 : STD_LOGIC_VECTOR (3 downto 0);
    signal a2 : STD_LOGIC_VECTOR (3 downto 0);
    signal b1 : STD LOGIC VECTOR (1 downto 0);
    signal b2 : STD_LOGIC_VECTOR (1 downto 0);
    signal b3 : STD_LOGIC_VECTOR (1 downto 0);
    signal b4 : STD LOGIC VECTOR (1 downto 0);
    signal c : STD LOGIC VECTOR (3 downto 0) := "0000";
    signal d : STD LOGIC VECTOR (1 downto 0) := "00";
    --two latch outputs
    signal q1 : STD LOGIC VECTOR (1 downto 0);
    signal q2 : STD LOGIC VECTOR (1 downto 0);
    signal q3 : STD LOGIC VECTOR (1 downto 0);
    --four latch outputs
    signal r1 : STD LOGIC VECTOR (3 downto 0);
    signal r2 : STD LOGIC VECTOR (3 downto 0);
    signal r3: STD LOGIC VECTOR (3 downto 0);
    type s is array(7 downto 0) of std logic vector(5 downto 0);
    signal x : s := (others => "000000");
    component amm module is
               clk : in STD LOGIC;
        Port(
               a : in STD LOGIC VECTOR (3 downto 0);
               b : in STD LOGIC VECTOR (1 downto 0);
               c : in STD LOGIC VECTOR (3 downto 0);
               d : in STD LOGIC VECTOR (1 downto 0);
               p : out STD LOGIC VECTOR (5 downto 0));
    end component;
      component twolatch is
        Port ( Clk : in std logic;
               p23 : in std logic vector(1 downto 0) := "00";
               o23 : out std logic vector(1 downto 0) := "00"
        );
```

```
end component;
       component fourlatch is
           Port ( Clk : in STD LOGIC;
                 p23 : in STD LOGIC VECTOR(3 downto 0):= "0000";
                 o23 : out STD LOGIC VECTOR(3 downto 0):= "0000");
           end component;
begin
    a1 \leq a(3 downto 0);
    a2 \le a(7 \text{ downto } 4);
    b1 <= b(1 downto 0);
    b2 \le b(3 \text{ downto } 2);
    b3 \le b(5 \text{ downto } 4);
    b4 \le b(7 \text{ downto } 6);
--XL*Y10 (4x2 AMM)
MODULE1: amm module port map (clk,a1,b1,c,d,x(0));
--XH*Y10 (4x2 AMM)
MODULE2: amm module port map (clk, a2, b1, c, x(0) (5 downto 4), x(1));
mod1: twolatch port map(clk, x(0)(3 downto 2), q1);
--XL*Y32 (4x2 AMM)
MODULE3: amm_module port map (clk,a1,b2,(x(1)(1 downto 0) & q1),d,x(2));
mod2: fourlatch port map(clk, x(1)(5 downto 2), r1);
--XH*Y32 (4x2 AMM)
MODULE4: amm module port map(clk,a2,b2,r1,x(2)(5 downto 4), x(3));
mod3: twolatch port map(clk, x(2)(3 downto 2), q2);
--XL*Y54 (4x2 AMM)
MODULE5: amm module port map(clk,a1,b3,(x(3)(1 downto 0) & q2),d,x(4));
mod4: fourlatch port map(clk,x(3)(5 downto 2), r2);
--XH*Y54 (4x2 AMM)
MODULE6: amm module port map(clk,a2,b3,r2,x(4)(5 downto 4), x(5));
mod5: twolatch port map(clk, x(4)(3 \text{ downto } 2), q3);
--XL*Y76 (4x2 AMM)
MODULE7: amm module port map(clk,a1,b4,(x(5)(1 downto 0) & q3),d,x(6));
mod6: fourlatch port map(clk, x(5)(5 downto 2), r3);
--XH*Y76 (4x2 AMM)
MODULE8: amm module port map(clk,a2,b4,r3,x(6)(5 downto 4), x(7));
p \le (x(7) \& x(6)(3 \text{ downto } 0) \& x(4)(1 \text{ downto } 0) \& x(2)(1 \text{ downto } 0) \& x(0)(1 \text{ downto } 0)
0));
end Behavioral:
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric_std.all;
entity test is
end test;
architecture Behavioral of test is
    component ece689 proj is
            Port ( clk : in STD LOGIC;
              a : in STD_LOGIC_VECTOR (7 downto 0);
              b : in STD_LOGIC_VECTOR (7 downto 0);
              p : out STD LOGIC VECTOR (15 downto 0));
     end component;
     signal a : STD_LOGIC_VECTOR (7 downto 0);
     signal b : STD_LOGIC_VECTOR (7 downto 0);
     signal clk : STD LOGIC := '0';
     constant period : time:= 1ns;
     signal p : STD LOGIC VECTOR(15 downto 0);
begin
uut: ece689 proj port map(clk \Rightarrow clk,a \Rightarrow a, b \Rightarrow b,p \Rightarrow p);
-- GENERATE CLOCK OF PERIOD = 1ns
clk process: process
                 begin
                 clk <= '0';
                 wait for period/2;
                 clk <= '1';
                 wait for period/2;
              end process;
-- INCREMENT A and B FROM
test process: process
                 begin
                      a <= "00000000";
                 for i in 0 to 255 loop
                      wait for 1ns;
                      a <= std logic vector(unsigned(a) + 1);</pre>
                       b<= "00000000";
                     for j in 1 to 9 loop
                         wait for 1ns;
                         b <= std logic vector(unsigned(b) + 1);</pre>
                      end loop;
                 end loop;
                      wait;
                 end process;
end Behavioral;
```

1. Elaborated Design:




Figure 3: AMM




Figure 4: Two Latch




Figure 5: Four Latch

**COLLET **COLLET

Figure 6: 8x8 Multiplication using 8, 4x2 AMM's

2. Project Summary:




Figure 7: Project Summary

| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT | 93 | 41000 | 0.23 |
| LUTRAM | 18 | 13400 | 0.13 |
| FF | 190 | 82000 | 0.23 |
| IO | 33 | 300 | 11.00 |
| BUFG | 1 | 32 | 3.12 |

Figure 8: Resource Utilization




Figure 9: Number of LUT's, IO's FF's etc used

3. Outputs:

Example 1.

A = 0C, B = 11;




Figure 10: Example output#1

Example 2.

A = fa, B = 03;




Figure 11: Example output#2

1. AMM




Figure 12: Schematic for AMM using Mentor Graphics toolkit

2. 8x8 multiplication




Figure 13: Schematic for 8x8 Pipelined Multiplier using 4x2 AMM's

3. Pad Frame




Figure 14: Pad frame for AMM

4. Layout for Two Latch




Figure 15: Layout of Two Latch

5. Schematic for Four Latch




Figure 16: Schematic of Four Latch

6. Layout for Four Latch




Figure 17: Layout of Four Latch