# THOUGHT RECOGNITION USING BRAIN COMPUTER INTERFACE



# MAJOR PROJECT REPORT

#### **Under the Guidance of:**

Mr. Anshul Kumar

**Assistant Professor** 

**ECE Department** 

PEC University of Technology

#### **Submitted by:**

Aarohi Kumar (14105015)

Avi Dubey (14105048)

Karan Thakur (14105058)

Abit Tom Alex (14105069)

Subham Roy (14105071)

Haider Zulfiqar (14105075)

Department of Electronics and Communication Engineering PEC University of Technology, Chandigarh

August to November, 2017

#### **DECLARATION**

We, hereby, declare that the project work entitled "Thought Recognition using Brain Computing Interface" is an authentic record of our own work carried out as a requirement of six months Capstone Project for the award of degree of B.E. Electronics and Communication Engineering, PEC University of Technology, Chandigarh, under the guidance of Mr. Anshul Kumar, from August to November, 2017.

Aar	ohi Kumar (14105015)
	Avi Dubey (14105048)
Kaı	ran Thakur (14105058)
Abit	Tom Alex (14105069)
Su	bham Roy (14105071)
Haid	er Zulfiqar (14105075)

Date:
-------

Certified that the above statement made by the students is correct to the best of my knowledge and belief.

Prof. Anshul Kumar
Assistant Professor
ECE Department
PEC University of Technology

#### **ACKNOWLEDGEMENT**

We avail this prospect to express our thoughtful sense of sincerity, earnestness and deep gratitude to all those who have performed a vital role in the achievement of the project "Thought Recognition using Brain Computing Interface" by providing their alacritous guidance and support.

We wish to express our sincere and heartfelt obligation to **Mr. Anshul Kumar**, Assistant Professor and Capstone Coordinator for his incessant encouragement and inspiration throughout the project. Without his enduring spur, generous guidance and help, we would not have been able to cope up with the project work.

We are also grateful to the college and staff of ECE Department, who taught the fundamentals and gave us an opportunity to take up this project which has been a great learning experience for us.

Aarohi Kumar (14105015)

Avi Dubey (14105048)

Karan Thakur (14105058)

Abit Tom Alex (14105069)

Subham Roy (14105071)

Haider Zulfigar (14105075)

# TABLE OF CONTENTS

1	Abst	ract	4
2	Intro	duction	6
	1.1	Definition	6
	1.2	A basic BCI system	6
	1.3	Types of BCI system	7
	1.3.	1 Classification based on placement of electrodes	7
	1.3.2	2 Classification based on type of stimulus	8
	1.4	Bio-Amplifier	9
	1.5	Behavior of an EEG signal	9
	1.5.	1 Occipital Lobe	12
	1.6	EEG Diagnostics	13
2	Con	nponents Used	15
	2.1	List of Components Used	15
	2.2	INA128	15
	Feat	ures	16
	App	lications	16
	2.3	OP-AMP 741	17
	2.4	STM32F103C8T6	17
3	Wor	king	19
	3.1	Electrode System	19
	3.1.	1 Amplifier Circuit	21
	3.1.	1.1 Instrumentation Amplifier Stage	21
	3.1.	1.2 Modified Instrumentation Amplifier Stage:	24
	3.1.	1.3 Notch Filter:	25
	3.1.	1.4 Low Pass Filter	26
	3.1.	1.5 Post-Amplification Stage	29
	3.1.	1.6 LeVEL Shifter Stage	30
	3.2	Cascading all stages	31
	3.3	Output on Oscilloscope	33
4	AD(	C Sampling and Processing Stage	34
	4.1	ADC Parameters	36
5	Con	clusion	38
6	Futu	ıre Scope	.38
7	App	endix	39
9	Refe	erences.	.40

# TABLE OF FIGURES

Figure 1 : A Basic BCI System	7
Figure 2: CLASSIFICATION BASED ON PLACEMENT OF ELECTRODES	
Figure 3: Various Components of an EEG Signal	
Figure 4: Various States of the EEG Signal	
Figure 5 : Bill of Materials	
Figure 6: INA128 Internal Circuit Diagram	16
Figure 7: Pin Layout for 741C Op-Amp	17
Figure 8 : STM32F103C8T8 Board	18
Figure 9: Steps involved from data acquisition to processing	19
Figure 10: The international 10-20 system as seen from left(A) and above the head(B). A	is
the Ear lobe, C is central, Pg. is nasopharyngeal, P is parietal, F is frontal, Fp is frontal pole	ar
and O is occipital.	21
Figure 11: INA128 Gain Calculation	22
Figure 12: INA128 Schematic	23
Figure 13: Time Domain Response of the Instrumentation Amplifier Stage	23
Figure 14: Modified Instrumentation Amplifier Stage with Automatic Reference Adjustme	ent
to remove DC offset voltage at the output	
Figure 15: Time Domain Analysis of the Modified Instrumentation stage	24
Figure 16: 50 Hz Notch Filter Schematic	
Figure 17: Frequency Domain analysis of the Notch Filter Stage	
Figure 18 : Schematic for Low Pass Filter	
Figure 19: Frequency Domain Response of the Low Pass Filter	27
Figure 20: Low Pass Filter Time Domain Response for 10 Hz signal	
Figure 21: Low Pass Filter Time Domain Response for 30 Hz Signal	
Figure 22 : Amplification Stage Schematic	
Figure 23 : Time Domain Response of Post-Amplifier Stage	
Figure 24: Level Shifter and Clipping Stage Schematic	
Figure 25 : Level Shifting Time Domain Response	
Figure 26 : Cascaded Schematic of all the Stages	
Figure 27 : Frequency Domain Response of the Cascaded Schematic	
Figure 28 : AC Frequency Sweep Analysis of the Cascaded Schematic	32
Figure 29: Oscilloscope Output, Yellow line represents the Time Domain Signal and the	
violet line represents the Frequency Domain Response	33
Figure 30 : Schematic and Pin Layout of STM32F1 Microcontroller	
Figure 31: Pin Configuration of STM32F1 for this Project	
Figure 32 : Clock Tree Configuration for STM32	
Figure 33 : Parameters for ADC	
Figure 34 : Code for ADC Sampling Firmware	
Figure 35: Time Domain plot of the samples obtained from the ADC	37

# 1 ABSTRACT

Brain Computer Interfaces (BCI) is a thought-provoking area for researchers as, according to recent developments, it is found to unravel many problems, which seemed impossible, earlier. The main purpose of BCI applications is to renovate thoughts of a handler to perform an act in a device, machine or a computer, and control these devices. Majority of the applications of BCI are aimed at the patients suffering from Disorders of Consciousness (DOC). Patients with DOC are unable to communicate with the outer world and find trouble fitting in the environment. By using BCI, a user can control certain devices or machines to perform some of the basic and important jobs that are required without taking help from some other person. These actions range from moving a wheelchair, getting something for eating or drinking by using robotic arms or wheels controlled by brain. BCI is also used to help provide vision to blind people by connecting an external camera with brain as it can be seen in the case of 'Jans Naumann'. Device control using BCI not only include patients, but healthy people can also employee it, who need to perform many jobs simultaneously like divers, astronauts etc. where they keep their hands on operating equipment and the steering wheel. Rabie et al. developed a BCI based system that can help a disabled person to use the web through his brain only. Other applications of Brain Computer Interface include neuroscience research, development in medical technologies which are related to brain or the central nervous system directly or indirectly.

#### 2 INTRODUCTION

#### 1.1 DEFINITION

Brain Computer Interface (BCI) can be said as a collaboration between a brain and a device that enables signals from the brain to direct some external activity, such as control of a cursor or a prosthetic limb. The interface enables a direct communications pathway between the brain and the object to be controlled. A brain–computer interface (BCI) is sometimes referred as Mind Machine Interface (MMI), Direct Neural Interface (DNI), Synthetic Telepathy Interface (STI) and Brain Machine Interface (BMI).

#### 1.2 A BASIC BCI SYSTEM

A basic BCI System can be constructed in the following steps.

## **Step 1: Signal Acquisition**

- Capturing the electrical signals from brain
- Amplification and Digitization

#### **Step 2: Signal Processing**

- Preprocessing
  - Enhancement for making the features clear for detection
  - Filtering
- Feature extraction
  - Extraction of specific signal features
  - Removal of unwanted signals
- Signal Classification
  - Translation algorithm
  - Features extracted from the signal are translated into device commands

#### **Step 3: Data Manipulation**

- Output is manipulated according to the standards of output devices.




FIGURE 1: A BASIC BCI SYSTEM

#### 1.3 TYPES OF BCI SYSTEM

#### 1.3.1 CLASSIFICATION BASED ON PLACEMENT OF ELECTRODES

#### 1.3.1.1 Invasive BCI

Invasive BCI devices are implanted directly into the grey matter of the brain and provides the highest quality of signals. But this technique is prone to scar-tissue build-up, which results in weakening of the signal. Moreover, the immune system sometimes reacts to it as a foreign entity.

#### 1.3.1.2 Partially Invasive BCI

Unlike Invasive BCI technique, partially invasive BCI devices are entrenched under the scalp. It can be either outside or inside the skull, but rests outside the grey matter of brain. Unlike Invasive BCI, signal strength using this type of BCI device is a little weaker. It produces better resolution signals than noninvasive. In this technique, there is less risk of scar tissue formation when compared with Invasive BCI.

#### 1.3.1.3 Non-invasive BCI

In Non-Invasive BCI technique, the measuring sensors are mounted on caps or headbands, which record the signals generated by brain. This approach is not so indiscreet but reads the signals less effectively, because the electrodes are not placed on required part of the brain but on the scalp. An example of this category is the EEG or electroencephalography, which is capable of providing a fine temporal resolution. These are inexpensive, transferable and can be used easily.




FIGURE 2: CLASSIFICATION BASED ON PLACEMENT OF ELECTRODES

#### 1.3.2 CLASSIFICATION BASED ON TYPE OF STIMULUS

#### a. SSVEP

SSVEP type of BCI entails a number of visual or pictorial stimuli. Each stimulus is related with a precise command, which is associated with an output, which the BCI can produce. The stimuli flicker unceasingly with diverse frequencies ranging from 6 to 30 Hz. Paying attention to one of the flickering stimuli elicits an SSVEP in the visual cortex of the brain that has the same frequency as the target flicker.

#### b. P300

P300 wave elicits when an unlikely event occurs randomly between events with high probability. In the EEG signal the P300 appears as a positive wave about 300 ms after stimulus onset. Its main usage in BCIs is for spelling devices, but one can also use it for control tasks or navigation.

#### c. Motor Imagery

When subjects perform or only imagine motor tasks, an event related desynchronization (ERD) and an event related synchronization (ERS) is detectable by changes of EEG rhythms on electrodes close to the respective sensorimotor areas. The ERD is indicated by a decrease of power in the upper alpha band and lower beta band, starting 2 seconds before movement onset on the contra lateral hemisphere and becomes bilaterally symmetrical immediately before execution of movement. An ERS appears either after termination of the movement, or simultaneously to the ERD, but in other areas of the cortex.

#### 1.4 BIO-AMPLIFIER

Biological signals are chronicled as potential levels, voltage levels, and electrical field strengths which are generated by nerves and muscles. Their measurements involve voltage which is at very low level, characteristically, it ranges from 1µV to a maximum of 100mV, with a high source impedance and overlaid high level interfering signals and noises. First, the signals are required to be amplified, to make them compatible with devices such as displays, recorders, or A/D converters for computerized equipment. Bio Amplifiers have to provide a particular level of amplification discerning to the functional signal, discard overlaid noise and interfering signals, and assured protection from voltage and current surge for the user as well as the electronic equipment. The basic requirements that a bio amplifier has to satisfy are:

- The functional processes that are needed to be scrutinized, should not be predisposed by the amplifier
- Signal that is measured should not be distorted
- There should also be the best conceivable separation between signals and interferences
- Protection from electrical shock to the patient should be provided
- The amplifier is required to be protected against damages resulting from high input voltages

#### 1.5 BEHAVIOR OF AN EEG SIGNAL

Differentiation of alpha  $(\alpha)$ , beta  $(\beta)$ , delta  $(\delta)$ , and theta  $(\Theta)$  waves can be done by EEG signals. The range of these waves is stated as follows:

- Alpha Waves: 8-13Hz, occipital region in an awake person with eyes closed
- Beta Waves: 13-30Hz, found in the parietal and frontal lobe of the brain

- Delta Wave: 0.5-4Hz, found in sleeping adults and infants
- Theta Wave: 4-8Hz, sleeping adults as well as sleeping children




FIGURE 3: VARIOUS COMPONENTS OF AN EEG SIGNAL

Alpha waves are neural oscillations in the frequency range of 7.5–12.5 Hz arising from synchronous and coherent (in phase or constructive) electrical activity of thalamic pacemaker cells in humans. They are also called Berger's wave in memory of the founder of EEG.

Alpha waves are one type of brain waves detected by electroencephalography (EEG) and predominantly originate from the occipital lobe during wakeful relaxation with closed eyes. Alpha waves are reduced with open eyes, drowsiness and sleep. Historically, they were thought to represent the activity of the visual cortex in an idle state. More recent papers have argued that they inhibit areas of the cortex not in use, or alternatively that they play an active

role in network coordination and communication. Occipital alpha waves during periods of eyes closed are the strongest EEG brain signals.

Alpha waves are present at different stages of the wake-sleep cycle. The most widely researched is during the relaxed mental state, where the subject is at rest with eyes closed, but is not tired or asleep. This alpha activity is centered in the occipital lobe, and is presumed to originate there, although there has been recent speculation that it instead has a thalamic origin. This wave begins appearing at around four months, and is initially a frequency of 4 waves per second. The mature alpha wave, at 10 waves per second, is firmly established by age 3.

#### 1.5.1 OCCIPITAL LOBE

The cerebral cortex of the brain—a part of the brain shared by all vertebrates—is the newest part of the brain, evolutionarily speaking. All mammalian brains have four distinct lobes, but the brain itself—as well as the lobes it contains—is divided into right and left hemispheres.

This means that each lobe can actually be divided into two parts. The occipital lobe includes right and left lobe that interact with one another, each controlling a range of visual functions.

Like other lobes of the brain, the occipital lobe does not have clear internal boundaries separating it from the rest of the brain. Instead, neuroscientists use the skull's bones as their guide, so the occipital lobe rests underneath the occipital bone.

The occipital lobe is the rearmost lobe of the brain, located in the forebrain. It rests upon the tentorium cerebelli, a thick membrane of tissue the separates the cerebrum from the evolutionarily older cerebellum.

The occipital lobe is dedicated to vision, this process is highly complex, and includes a number of separate functions. Those include:

- Mapping the visual world, which helps with both spatial reasoning and visual memory.
   Most vision involves some type of memory, since scanning the visual field requires you to recall that which you saw just a second ago.
- Determining color properties of the items in the visual field.
- Assessing distance, size, and depth.
- Identifying visual stimuli, particularly familiar faces and objects.
- Transmitting visual information to other brain regions so that those brain lobes can
  encode memories, assign meaning, craft appropriate motor and linguistic responses,
  and continually respond to information from the surrounding world.
- Receiving raw visual data from perceptual sensors in the eyes' retina.

The occipital lobe contains a number of structures and neuronal tracts that work together to enable vision. Those include:

- Brodmann area 17: Known as V1, this region is located in the occipital lobe's calcarine sulcus, and serves as the brain's primary visual cortex. It aids the brain to determine location, spatial information, and color data.
- The ventral stream: Known sometimes as V2, this is a secondary visual cortex that helps the brain assign meaning to what it is seeing. Without V2, you would still be able to see, but would have no conscious awareness of or understanding of the sights your eyes took in.
- The dorsomedial stream: Neuroscientists don't yet have a strong understanding of this brain region, which connects to both V1 and V2, as well as other brain regions.
- The lateral geniculate bodies: These structures take in optic information from retinal sensors in each eye, sending raw information to each visual cortex.
- Lingula: this area receives information from the contralateral inferior retina to gather information about the field of vision.

#### 1.6 EEG DIAGNOSTICS

Whenever, the activity of a person increases, the EEG shifts to higher governing frequency and lower level of amplitude. Thus, it can be said that, EEG signals are closely associated to the conscious level of a person.

- The alpha waves begin to govern the EEG signals, when eyes are closed.
- The dominating EEG frequency decreases, when the person is asleep.
- In Rapid Eye Movement (REM) sleep, the person dreams and has active movements of the eyes. This gives a different output signal.
- During deep sleep, the EEG shows delta waves.
- No intellectual activity can be perceived from a patient, with complete cerebral death.




FIGURE 4: VARIOUS STATES OF THE EEG SIGNAL

# 2 COMPONENTS USED

#### 2.1 LIST OF COMPONENTS USED

Sr No.	Component
1	INA 128
2	OP AMP 741
3	Capacitors
4	General Purpose Board
5	Jumper wires
6	Burg Strip
7	EEG Electrode
8	UPS
9	Resistors
10	STM32F103C8T6

FIGURE 5: BILL OF MATERIALS

#### 2.2 INA128

The INA128 and INA129 are low-power, general purpose instrumentation amplifiers offering excellent accuracy. The versatile 3-op amp design and small size make these amplifiers ideal for a wide range of applications. Current-feedback input circuitry provides wide bandwidth even at high gain (200 kHz at G = 100).

A single external resistor sets any gain from 1 to 10,000. The INA128 provides an industry-standard gain equation. The INA128 is laser-trimmed for very low offset voltage (50  $\mu$ V), drift (0.5  $\mu$ V/°C) and high common mode rejection (120 dB at G  $\geq$  100). The INA128 operates with power supplies as low as  $\pm 2.25$  V, and quiescent current is only 700  $\mu$ A, ideal for battery operated systems. Internal input protection can withstand up to  $\pm 40$  V without damage.

The INA128 is available in 8-pin plastic DIP and SO-8 surface-mount packages, specified for the –40°C to 85°C temperature range. The INA128 is also available in a dual configuration, the INA2128.

#### **FEATURES**

- Low Offset Voltage: 50 μV Maximum
- Low Drift: 0.5 μV/°C Maximum accuracy.
- Low Input Bias Current: 5 nA Maximum
- High CMR: 120 dB minimum applications.
- Inputs Protected to ±40 V
- Wide Supply Range: ±2.25 V to ±18 V
- Low Quiescent Current: 700 μA
- 8-PIN Plastic Dip, SO-8

#### **APPLICATIONS**

- Bridge Amplifier
- Thermocouple Amplifier
- RTD Sensor Amplifier
- Medical Instrumentation
- Data Acquisition




FIGURE 6: INA128 INTERNAL CIRCUIT DIAGRAM

#### 2.3 OP-AMP 741

The OP-AMP 741 is a high performance monolithic operational amplifier constructed on a single silicon chip. It is intended for a wide range of analog applications.

- Summing amplifier
- Voltage follower
- Integrator
- Active filter
- Function generator

The high gain and wide range of operating voltages provide superior performances in integrator, summing amplifier and general feedback applications. The internal compensation network (6dB/octave) insures stability in closed loop circuits.




FIGURE 7: PIN LAYOUT FOR 741C OP-AMP

#### 2.4 STM32F103C8T6

The STM32F103C8 medium-density performance line family incorporates the high-performance ARM Cortex-M3 32-bit RISC core operating at a 72 MHz frequency, high-speed embedded memories (Flash memory up to 128 Kbytes and SRAM up to 20 Kbytes), and an extensive range of enhanced I/O and peripherals connected to two APB buses. All devices offer two 12-bit ADCs, three general purpose 16-bit timers plus one PWM timer, as well as standard and advanced communication interfaces: up to two I<sup>2</sup>Cs and SPIs, three USARTs, an USB and a CAN.

The devices operate from a 2.0 to 3.6 V power supply. They are available in both the –40 to +85 °C temperature range and the –40 to +105 °C extended temperature range. A comprehensive set of power-saving mode allows the design of low-power applications.

These features make the STM32F103xx medium-density performance line microcontroller family suitable for a wide range of applications such as motor drives, application control, medical and handheld equipment, PC and gaming peripherals, GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms, and HVACs.




FIGURE 8: STM32F103C8T8 BOARD

#### 3 WORKING

Before analyzing the brain signals for any application, the signals have to go through the following steps namely: Amplification, Filtering, Classification and Control. The following section deals with the steps which explains the complete path for signal retrieval to processing and application.

• Electrodes are used to record the signals generated by the brain and then transferred to the Bio-Amp

• The recorded signal are applied with Amplification (Gain) to make their amplitude of a usable value, and filtering for noise reduction

• Amplified signal is fed to STM32F1 for analog to digital conversion.

Signal Processing

• Use of modern neural networks for classification of acquired data.

FIGURE 9: STEPS INVOLVED FROM DATA ACQUISITION TO PROCESSING

#### 3.1 ELECTRODE SYSTEM

The EEG recording electrodes and their proper function are critical for acquiring appropriately high-quality data for interpretation. Many types of electrodes exist, often with different characteristics. The internationally standardized "10-20 system" is usually employed to record the EEG signals.

In the 10-20 system, a set of 21 electrodes is placed on of the scalp. The positions include:

- Nasion: It is probed at the top of the nose and in level with the eyes; and
- *Inion*: It is placed at the base of the skull and in the midline at the back of the head.

From these points, the skull boundaries are measured in the transverse and median planes. Electrode are placed by dividing these boundaries at intervals of 10% and 20%. Three other electrodes are placed on each side equidistant from the neighboring points. In addition to these electrodes, the intermediate 10% electrode positions are also used. The locations and nomenclature of these electrodes is standardized by the "American Electroencephalographic Society".

In addition to the international 10-20 system of 21 electrodes, many other electrode systems exist for recording purposes on the scalp. The "Queen Square System" of electrode placement has been projected as a standard in recording the pattern of evoked potentials in biological testing.

Bipolar or unipolar electrodes can be used in the EEG measurement. In bipolar electrode method, the potential difference between a pair of electrodes is measured and in the unipolar electrode method the potential of each electrode is compared either to a neutral electrode or to the average of all electrodes.

We have used 10-20 electrode system for placement of electrodes in occipital region and for reference region.




Figure 10 : The international 10-20 system as seen from Left(A) and above the Head(B). A is the Ear lobe, C is central, Pg. is nasopharyngeal, P is parietal, F is frontal,  $F_P$  is frontal polar and O is occipital.

#### 3.1.1 AMPLIFIER CIRCUIT

The amplifier circuit is divided into four stages:

- i. Instrumentation amplifier stage
- ii. Notch filter
- iii. Low pass filter
- iv. Amplification stage
- v. Clamping

#### 3.1.1.1 INSTRUMENTATION AMPLIFIER STAGE

The reason to use INA128 stage is that this provides high gain with low noise.




FIGURE 11: INA 128 GAIN CALCULATION

INA128 can provide the gain up to 10,000 based upon the value of resistor used.

In the circuit we have used 470 ohms resistor to have a gain of 100 approximately, 106 to be precise for subsequent stages.

This step is followed by notch filter to reduce 50Hz noise.

#### **Simulation Result:**




FIGURE 12: INA128 SCHEMATIC

#### **Analog Analysis**




FIGURE 13: TIME DOMAIN RESPONSE OF THE INSTRUMENTATION AMPLIFIER STAGE

The currents create different potentials at different parts of the body, which are sensed by electrodes on the skin surface via biological transducers made of metals and salt. A typical electric potential is a 0.5- to 1.5-mV AC signal with a bandwidth of 0.05 to 100 Hz and sometimes up to 1 kHz. This signal is superimposed by a large electrode DC offset potential of  $\pm 500$  mV and a large common-mode voltage of up to 1.5 V. The common-mode voltage comprises two parts: 50- to 60-Hz interference and DC electrode offset potential.

To overcome this DC offset the circuit had to be modified. An inverting low pass filter is placed at the output of the instrumentation amplifier whose output is fed back into the reference pin of the IC. This reduces the effective DC offset to 0.

#### 3.1.1.2 MODIFIED INSTRUMENTATION AMPLIFIER STAGE:




FIGURE 14: MODIFIED INSTRUMENTATION AMPLIFIER STAGE WITH AUTOMATIC REFERENCE ADJUSTMENT TO REMOVE DC OFFSET VOLTAGE AT THE OUTPUT

#### **Analog Analysis**




FIGURE 15: TIME DOMAIN ANALYSIS OF THE MODIFIED INSTRUMENTATION STAGE

#### 3.1.1.3 NOTCH FILTER:

The following circuit was constructed using Op-Amp 741C to decrease any noise in the signal at 50Hz frequency. 50Hz noise is induced due to the main power supply and components used.




FIGURE 16: 50 Hz Notch Filter Schematic

# Calculation and Formulas:

$$\frac{Vout}{Vin} = \frac{\left(1 - \frac{f}{f_c}\right)^2}{\left(1 - \frac{f}{f_c}\right)^2 + j\frac{f}{Qf_c}}$$

$$f_c = \frac{1}{2\pi RC}$$

For the circuit we used values of capacitances and resistances at fc=50Hz.

# Response of Notch filter:




FIGURE 17: FREQUENCY DOMAIN ANALYSIS OF THE NOTCH FILTER STAGE

# 3.1.1.4 LOW PASS FILTER

This filter is used to remove any noises above 30Hz of frequency, as frequency of signal from brain ranges from 8-30 Hz.

We are using an active Butterworth filter because we need to amplify mV signals but a passive filter would have attenuated the signal and we would not have got any usable output. Op-Amp is used in a non-inverting configuration in this circuit.

For the circuit, second order low pass filter circuit was used constructed with the help of op amp 741




FIGURE 18: SCHEMATIC FOR LOW PASS FILTER

# Formulas and Calculation:

$$A_{v} = 1 + \frac{R_{2}}{R_{1}}$$
 
$$f_{c} = \frac{1}{2\pi\sqrt{R_{3}R_{4}C_{1}C_{2}}}$$

For Butterworth filter Av = 1.586

Therefore,  $R=22k\Omega$  and R1

$$R3 = R4 = 47K\Omega$$

$$C1 = C2 = 0.1uF$$

Cutoff frequency = 33.86 Hz

# Simulation Result:




FIGURE 19: FREQUENCY DOMAIN RESPONSE OF THE LOW PASS FILTER

## Output on Oscilloscope:




FIGURE 20: LOW PASS FILTER TIME DOMAIN RESPONSE FOR 10 HZ SIGNAL




FIGURE 21: LOW PASS FILTER TIME DOMAIN RESPONSE FOR 30 Hz SIGNAL

#### 3.1.1.5 POST-AMPLIFICATION STAGE

In this stage, op amp 741 was used to provide gain of 60 to the signal obtained from the low pass filter.




FIGURE 22: AMPLIFICATION STAGE SCHEMATIC

 $Rf = 6.8k\Omega$ 

 $R1 = 100\Omega$ 

A = 69

# **Simulation Result:**




FIGURE 23: TIME DOMAIN RESPONSE OF POST-AMPLIFIER STAGE

#### 3.1.1.6 LEVEL SHIFTER STAGE

The amplification stage results in an output range from 500mv to -500mv. STM32F1 takes an input ranging from 0 to 3.3V. So, the output needs to be shifted about 1.6 V. In order for the output to not exceed the range 0 and 3.3 V, a diode is used to limit it to 0 V and Zener diode with reverse voltage of 3.3V is used to limit the max output to 3.3V.

A summing amplifier is used to clamp the output to 1.6V offset.




FIGURE 24: LEVEL SHIFTER AND CLIPPING STAGE SCHEMATIC

#### Simulation:





FIGURE 25: LEVEL SHIFTING TIME DOMAIN RESPONSE

# 3.2 CASCADING ALL STAGES



 $\begin{array}{c} \text{Figure 26: Cascaded Schematic} \\ \text{Of all the Stages} \end{array}$ 

# Frequency Response




FIGURE 27: FREQUENCY DOMAIN RESPONSE OF THE CASCADED SCHEMATIC

# AC Sweep Analysis





FIGURE 28: AC FREQUENCY SWEEP ANALYSIS OF THE CASCADED SCHEMATIC

# 3.3 OUTPUT ON OSCILLOSCOPE






FIGURE 29 : OSCILLOSCOPE OUTPUT, YELLOW LINE REPRESENTS THE TIME DOMAIN SIGNAL AND THE VIOLET LINE REPRESENTS THE FREQUENCY DOMAIN RESPONSE

# 4 ADC SAMPLING AND PROCESSING STAGE

The analog data from the first stage is captured with the help of an ADC. For this purpose, STM32 ARM M0 based microcontroller is used. The part number is STM32F103C6T8. This microcontroller provides a 10-channel general-purpose ADC which is 12-bit in resolution. Thus, the samples captured are 4-times more resolved as compared to other alternative microcontrollers like the ATMega32 or ATMega16 series.

The ADC channel 0 and channel 1 are bound to GPIO using the HAL or Hardware Abstraction Library provided along with the SDK (Software Development Kit). Additionally, GPIO is configured as analog input which automatically selects analog coupling mode. This enables a separate GPIO channel which can be connected to the ADC with the help of the APB or the Advanced Peripheral Bus.

The firmware is programmed in a multi-rate mode, thus allowing us to capture various frequency components. The sampling frequency is derived from the expression

$$sampling period = 1 + (multiplier \times 4)$$

The value *multiplier* is an 8-bit number and the sampling period can range from 1 ms to 1021 ms.




FIGURE 30: SCHEMATIC AND PIN LAYOUT OF STM32F1 MICROCONTROLLER

As apparent from the schematic diagram the pins PA0 and PA1 are used as the inputs to ADC channels 0 and 1 and pins PA10 and PA9 are used for USART transmission. The GPIO PA8 is bound to a timer peripheral used to generate the system clock frequency of 1kHz.

Pin Number LQFP48	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VBAT	Power		
7	NRST	Reset		
8	VSSA	Power		
9	VDDA	Power		
10	PA0-WKUP	I/O	ADC1_IN0	
11	PA1	I/O	ADC1_IN1	
23	VSS	Power		
24	VDD	Power		
29	PA8	I/O	TIM1_CH1	
30	PA9	I/O	USART1_TX	
31	PA10	I/O	USART1_RX	
35	VSS	Power		
36	VDD	Power		
44	BOOT0	Boot		
47	VSS	Power		
48	VDD	Power		

FIGURE 31: PIN CONFIGURATION OF STM32F1 FOR THIS PROJECT




FIGURE 32: CLOCK TREE CONFIGURATION FOR STM32

# 4.1 ADC PARAMETERS

Enable Analog WatchDog Mode

### ADCs\_Common\_Settings: Independent mode ADC\_Settings: Data Alignment Right alignment Scan Conversion Mode Disabled Continuous Conversion Mode Enabled \* Disabled Discontinuous Conversion Mode ADC\_Regular\_ConversionMode: Enable Regular Conversions Enable Number Of Conversion External Trigger Conversion Source Regular Conversion launched by software Rank Channel 0 Channel Sampling Time 1.5 Cycles ADC Injected ConversionMode: Number Of Conversions 0 WatchDog:

FIGURE 33: PARAMETERS FOR ADC

false

The ADC is being used in Independent mode, which runs all the onboard ADCs independent of each other. Continuous conversion mode is enabled which allows the ADC to continuously scan a number of samples and maintain a FIFO for the samples. The sampling time is set to 1.5 cycles i.e. 1.5 times the time period of the system clock for ADC peripheral which is set to 4 MHz.

```
sConfig.Rank = 1;
sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
int i;
for (i=0;i<adc_no_of_conversions;i++) {
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
    {
        _Error_Handler(__FILE__, __LINE__);
    }
    sConfig.Channel = adc_channels_to_scan[i];
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
    {
        _Error_Handler(__FILE__, __LINE__);
    }
HAL_ADC_Start(&hadc1);</pre>
```

```
if (HAL_ADC_PollForConversion(&hadc1, 1000) == HAL_OK)
     {
          aADCxConvertedValues[i] = HAL_ADC_GetValue(&hadc1);
     }
     HAL_Delay(adc_conversion_period/adc_no_of_conversions);
     // ADC Deinit for stable readings of VRefInt
     HAL_ADC_DeInit(&hadc1);
   ch0_read = (uint32_t)((1212.0 * ((double)aADCxConvertedValues[0]/ 1000.0) * 1250.0)
/ aADCxConvertedValues[2]);
   ch1_read = (uint32_t)((1212.0 * ((double)aADCxConvertedValues[1]/ 1000.0) * 1250.0)
/ aADCxConvertedValues[2]);
   if (ch0 read>4095) {ch0 read = 4095;}
   if (ch1_read>4095) {ch1_read = 4095;}
   if (ch1_read<1000) {
     HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
   }
   uart_tx_buffer[1] = ch0_read >> 8;
   uart_tx_buffer[2] = ch0_read;
   uart_tx_buffer[4] = ch1_read >> 8;
   uart_tx_buffer[5] = ch1_read;
   HAL_UART_Transmit(&huart1, &uart_tx_buffer[0], UART_TX_BUFFER_SIZE, 1000);
   HAL_UART_Receive_IT(&huart1, &uart_rx_buffer, 1);
```

FIGURE 34: CODE FOR ADC SAMPLING FIRMWARE




FIGURE 35: TIME DOMAIN PLOT OF THE SAMPLES OBTAINED FROM THE ADC

# 5 CONCLUSION

The project can be divided into three modules namely Bio Amplifier, Signal acquisition and Robot control respectively. A new design of Bio Amplifier has been developed and tested using DSO and signal generator.

The design has been validated using LabVIEW. First order RC filter is employed, 4 stage OP-Amp circuit is used for designing Bio Amplifier. The circuit provides a gain of about 1000 without any distortion or noise.

# 6 FUTURE SCOPE

The aim of our project is to integrate Neural Networks and Machine Learning systems to identify artifacts in the input waveform. The artifacts will be extracted from various time-domain and frequency domain parameters like rise-time, time-difference between peaks, the frequency of occurrence between peaks and troughs, etc. The FFT of frequency domain signal are also analyzed. This data will be used to train a set of neural networks to identify or classify the incoming waveform to a particular class of thoughts.

With that said, the bioamplifier apparatus itself has much scope for advancement and improvement, like

- Making the bio amplifier with up to 16 or 24 channels
- Using active electrode cap for signal acquisition
- Implementing a real-life application Anesthesia
- Controlling the robot with a wireless connection
- Improving the filter design by replacing the current design with a higher order filter



INA128, INA129

SBOS051C - OCTOBER 1995-REVISED OCTOBER 2015

# INA12x Precision, Low Power Instrumentation Amplifiers

### 1 Features

- Low Offset Voltage: 50 μV Maximum
- Low Drift: 0.5 µV/°C Maximum
- Low Input Bias Current: 5 nA Maximum
- · High CMR: 120 dB minimum
- Inputs Protected to ±40 V
- Wide Supply Range: ±2.25 V to ±18 V
- Low Quiescent Current: 700 μA
- 8-PIN Plastic Dip, SO-8

## 2 Applications

- Bridge Amplifier
- Thermocouple Amplifier
- RTD Sensor Amplifier
- · Medical Instrumentation
- Data Acquisition

#### 3 Description

The INA128 and INA129 are low-power, general purpose instrumentation amplifiers offering excellent accuracy. The versatile 3-op amp design and small size make these amplifiers ideal for a wide range of applications. Current-feedback input circuitry provides wide bandwidth even at high gain (200 kHz at G = 100).

A single external resistor sets any gain from 1 to 10,000. The INA128 provides an industry-standard gain equation; the INA129 gain equation is compatible with the AD620.

The INA12x is laser-trimmed for very low offset voltage (50 µV), drift (0.5 µV)°C) and high common-mode rejection (120 dB at G  $\geq$  100). The INA12x operates with power supplies as low as  $\pm 2.25$  V, and quiescent current is only 700 µA, ideal for battery-operated systems. Internal input protection can withstand up to  $\pm 40$  V without damage.


The INA12x is available in 8-pin plastic DIP and SO-8 surface-mount packages, specified for the -40°C to 85°C temperature range. The INA128 is also available in a dual configuration, the INA2128.

### Device Information(1)

PART NUMBER	PACKAGE	BODY 8IZE (NOM)
INA128	80IC (8)	3,91 mm x 4,9 mm
INA129	PDIP (8)	6.35 mm X 9.81 mm

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.


### Simplified Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important discialments. PRODUCTION DATA.



## 5 Pin Configuration and Functions



#### Pin Functions

PIN			
NAME	NO.	1/0	DE 8CRIPTION
REF	5	I I	Reference input. This pin must be driven by low impedance or connected to ground.
Rg	1,8	_	Gain setting pin. For gains greater than 1, place a gain resistor between pin 1 and pin 8.
V-	4	_	Negative supply
V+	7	_	Positive supply
V <sub>IN</sub> -	2	I	Negative input
V <sub>IN</sub> .	3	1	Positive input
V <sub>o</sub>	6	l I	Output

### 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) [1]

		MIN	MAX	UNIT
	Supply voltage		±18	V
	Analog Input voltage		±40	V
	Output short circuit (to ground)			
	Operating temperature	-40	125	*C
	Junction femberature		150	*C
	Lead temperature (soldering, 10s)		300	*C
Targ	Storage temperature	-55	125	*C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

	_		VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (*)	±2000		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JE8D22- C101 [2]	±50	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard E8D control process.
 JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard E8D control process.

Copyright D 1995-2015, Texas Instruments Incorporated

Submit Documentation Feedback



# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V power supply	±2.25	±15	±18	V
input common-mode voltage range for Vo = 0	V - +2 V		V + -2 V	
T⊥ operating temperature INA128-HT	-55		175	*C
T <sub>⊥</sub> operating temperature INA129-HT	-55		210	*C

### 6.4 Thermal Information

		INA	INA12x		
THERMAL METRIC(1)		D (80IC)	P (PDIP)	UNIT	
		8 PIN 8	8 PIN 8		
Reus	Junction-to-ambient thermal resistance	110	46.1	*C/W	
Rescriço)	Junction-to-case (top) thermal resistance	57	34,1	*C/W	
R <sub>eue</sub>	Junction-to-board thermal resistance	54	23.4	*C/W	
Ψμτ	Junction-to-top characterization parameter	11	11.3	*C/W	
u <sub>le</sub>	Junction-to-board characterization parameter	53	23.2	*C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRASS3.

### 6.5 Electrical Characteristics

At TA = 25°C, VS = ±15 V, RL = 10 kΩ, unless otherwise noted.

P	AKAMETEK	Tt.	EST CONDITIONS	MIN	TYP	MAX	UNII
וטיוא							
	Intial		INA128P, U INA128P, U		4104100/G A	450450D/G	
	inca.	T <sub>3</sub> = 25°C	INA128PA, UA INA129PA, UA		4254100/G	±125±1000/G	W/
		T <sub>A</sub> = T <sub>REN</sub> (0	INA125P, U INA123P, U		40.242/5	40.540/G	
offset /oltsge, RTI	va Temperature	Timax	INA125PA, UA INA129PA, UA		40.245/G	±1±20/G	h/u.c
		V <sub>2</sub> = 42.25 V to	INA128P, U INA129P, U		±0,2±20/G	±1±100/G	
	ra PDwer SHORty 445 V	INA128PA, UA INA129PA, UA			#5#500/G	WW	
	Long-Term Stability				±0.1±3/g		yWmo
	Dital-suffai				10 <sup>10</sup>    2		
Imgedance	Common-Mode				10"    9		D   DE
Common-Mode Voltage Range (*)		10 510			(V4) - 1.4		ν
		Vo = 0 V		(V-) ± 2	(V-) ± 1,7		
ese Indes Ads	age .					440	ν

Copyright © 1995–2015, Texas Instruments Incorporated

Product Folder Links: INA125 INA129

<sup>(1)</sup> Input common-mode range varies with output voltage - see Typical Characteristics.

<sup>4</sup> Submit Documentation Feedback



# Electrical Characteristics (continued)

At TA = 25°C, VS = ±15 V, RL = 10 kΩ, unless otherwise noted.

19	AKAMETEK	I	EST CONDITIO		MIN	TYP	MAX	UNII
				INA128P, U INA129P, U	80	55		
				INA128PA, UA INA129PA, UA	72			
				INA128P, U INA128P, U	100	108		
		V <sub>EM</sub> = ±13 V,	G = 10	INA128PA, UA INA128PA, UA	92			_
ammon-Mode	Kajacoon	ΔR <sub>2</sub> = 1 kΩ	G = 100	INA128P, U INA129P, U	120	125		412
			3 - 100	INA128PA, UA INA129PA, UA	110			
			G = 1000	INA128P, U INA129P, U	120	130		
				INA128PA, UA INA129PA, UA	110			
ias Current			INA128P, U INA129P, U			<u>#2</u>	45	nA
			INA128PA, UV INA129PA, UV				410	-
ias Current va	Temperature					430		pA/°C
Wast Francis			INA128P, U INA129P, U			<b>±</b> 1	45	nA.
Offset Current		INA128рд, ид INA129рд, ид				±10		
Mark Current	AZ Leitibekatnie					430		DAITE
	f = 10 Hz					10		
loise	f = 100 Hz					8		nVI√Hz
oltage, RTI	f = 1 kHz	G = 1000, Rg = 0				8		
	f <sub>g</sub> = 0.1 Hz to 10 Hz					0.2		g/V <sub>pop</sub>
	f = 10 Hz					0.9		-856-
laise Current	f = 1 kHz					0.3		gAI\Hz
	Fg = 0.1 Hz to 10 Hz					30		D <sup>A</sup> ee
AIN								
	INA128				14	(50 kΩ/R <sub>0</sub> )		
Ginaflou Saju	INA129					1 ± (49.4 kΩ(R <sub>G</sub> )		WW
lange of Gain					1		10000	7/7/
		g = 1		INA128P, U INA129P, U		40,01%	40,024%	
Gain Error				INA128PA, UA INA129PA, UA			40,01%	
		G = 10		INA128P, U INA129P, U		40.02%	±0.4%	
				INA128PA, UA INA129PA, UA			40.5%	
		G = 100		INA128P, U INA129P, U		40.05%	40.5%	
				INA128PA, UA INA129PA, UA			40.7%	
		G = 1000		INA128P, U INA128P, U		40.5%	41%	
				INA128PA, UA INA129PA, UA			42%	

Copyright © 1995–2015, Texas Instruments Incorporated

Submit Documentation Feedback

5



# Electrical Characteristics (continued)

At TA = 25°C VS = ±15 V RL = 10 kg unless otherwise noted

	I'ARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNII
Gain vs Temperature <sup>[2]</sup>		G = 1			±1	±10	
		50-kΩ (or 49.4-kΩ) Resistance <sup>(2)(2)</sup>			425	4100	ggmCC
			INA128P, U INA129P, U		40.0001	40.001	
		Vo = 413.5 V, G = 1	INA128PA, UA INA129PA, UA			40.002	
		G = 10	INA128P, U INA128P, U		40.0003	40.002	
Nonlinearity		G = 10	INA128PA, UA INA129PA, UA			40.004	% of FSR
		G = 100	INA128P, U INA129P, U		40.0005	40.002	
	5-100	INA128PA, UA INA129PA, UA			40.004		
		G = 1000		±0.001			
וטיווטס <sup>ף</sup>							
/oltage	Positive	R <sub>L</sub> = 10 kD		(V4) - 1.4	(V4) - 0.9		ν
orange.	Negative	R <sub>L</sub> = 10 kD		(V-) ± 1.4 (V-) ± 0.5			
road Cabacit	ance Stability				1000		DF
Short Circuit	Curr <b>e</b> ≡t				8)-15		mA
HREDUENCY	Y RESPONSE						
		G = 1			1.3		MHz
		G = 10	G = 10		700		kHz
Sandwidth, -	2 06	G = 100	G = 100		200		
		G = 1000	G = 1000		20		
Slew Rate		Vo = ±10 V, G = 10			4		Wya
		G = 1			7		
	0.000	G = 10			7		
setting Time	, 0,01%	G = 100			9		μπ
G = 1000		G = 1000			80		
Overload Rec	covery	50% Overdrive			4		μα
OWER SUI	T'LY						
olimin binut	) <b>•</b>			42,25	±15	±18	ν
ument, Total	1	V <sub>M</sub> = 0 ∨			4700	≜750	pΑ
EMPERATO	JRE RANGE						
Specification				-40		85	~
Operating				-40		125	70

Submit Documentation Feedback

Copyright © 1995-2015, Texas Instruments Incorporated

Product Folder Links: INA125 INA129

 <sup>(2)</sup> Specified by wafer test.
 (3) Temperature coefficient of the 50 kΩ (or 49.4 kΩ) term in the gain equation.
 (4) Nonlinearity measurements in G = 1000 are dominated by noise, Typical non-linearity is ±0,001%.



# LM741 Operational Amplifier

### 1 Features

- Overload Protection on the Input and Output
- No Latch-Up When the Common-Mode Range is Exceeded

### 2 Applications

- Comparators
- Multivibrators
- DC Amplifiers
- Summing Amplifiers
- Integrator or Differentiators
- Active Filters

### 3 Description

The LM741 series are general-purpose operational amplifiers which feature improved performance over industry standards like the LM709. They are direct, plug-in replacements for the 709C, LM201, MC1439, and 748 in most applications.

The amplifiers offer many features which make their application nearly foolproof: overload protection on the input and output, no latch-up when the commonmode range is exceeded, as well as freedom from oscillations.


The LM741C is identical to the LM741 and LM741A except that the LM741C has their performance ensured over a 0°C to +70°C temperature range, instead of -55°C to +125°C.

### Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM741	TO-99 (8)	9.08 mm X 9.08 mm
	CDIP (8)	10.16 mm X 6.502 mm
	PDIP (8)	9.81 mm X 6.35 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Typical Application



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



### 6 Specifications

### 6.1 Absolute Maximum Ratings

		MIN	MAX	UNIT
Supply voltage	LM741, LM741A		±22	
Solohili Anitolic	LM741C		±18	V
Power dissipation <sup>(4)</sup>	-		500	mW
Differential Input voltage			±30	V
Input voltage <sup>(S)</sup>			±15	V
Output short circuit duration		Conti	nuous	
	LM741, LM741A	-50	125	•0
Operating temperature	LM741C	0	70	
lunding beautiful	LM741, LM741A		150	•0
Junction temperature	LM741C		100	-0
	PDIP package (10 seconds)		260	•0
Soldering information	CDIP or TO-99 package (10 seconds)		300	•0
Storage temperature, T <sub>pre</sub>		-65	150	•0

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) For military specifications see RET8741X for LM741 and RET8741AX for LM741A.

(3) If Military/Aerospace specified devices are required, please contact the T1 Sales Office/Distributors for availability and specifications.

### 6.2 ESD Ratings

	_		VALUE	UNIT
V(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±400	V

<sup>(1)</sup> Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage (VDD-GND)	LM741, LM741A	±10	±15	±22	
	LM741C	±10	±15	±18	v
Tempelature	LM741, LM741A	-55		125	••
	LM741C	0		70	•0

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LM741			
		LMC (TO-88)	NAB (CDIP)	P (PDIP)	UNIT
		8 PIN 8	8 PIN 8	8 PIN 8	
Resid	Junction-to-ambient thermal resistance	170	100	100	*C/W
Raucpag)	Junction-to-case (top) thermal resistance	25	_	_	*C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953

Submit Documentation Feedback

Copyright © 1998–2015, Texas Instruments Incorporated

Product Folder Links: LU741

 <sup>(4)</sup> For peraption a elevated temperatures, these devices must be derated based on thermal resistance, and T<sub>1</sub> max. (listed under "Absolute Maximum Retings"). T<sub>1</sub> = T<sub>λ</sub> + (θ<sub>1</sub>λ P<sub>0</sub>).
 (5) For supply voltages less than ±15 V, the absolute maximum input voltage is equal to the supply voltage.

### LM741

SNOSC250 - MAY 1998-REVISED DCTORER 2015

www.tl.com

# Electrical Characteristics, LM741A(1) (continued)

PARA	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT	
Output voltage swing		V	R <sub>L</sub> ≥ 10 kΩ	±16			v
		V <sub>2</sub> = ±20 V	R <sub>L</sub> ≥2kΩ	±15	±15		v
Output short circuit current		T <sub>4</sub> = 25°C		10	25	35	
		$T_{\Delta UIN} \le T_{\Delta} \le T_{\Delta U \Delta X}$		10		40	mA
Common-mode rejection ratio $R_0 \le 50 \Omega$ , $V_{\Delta M} = \pm 12 V$ , $T_{\Delta M M} \le T_{\Delta} \le T_{\Delta M \Delta X}$		80	95		dB		
Supply voltage rejection ratio $V_2 = \pm 20 \text{ V to } V_2 = \pm 5 \text{ V}, R_2 \le 50 \Omega, T_{\Delta MIN} \le T_\Delta \le T_{\Delta M \Delta X}$		86	96		dΒ		
Transient Rise time response Overshoot	Rise time	T 2510		0.25		0.8 µs	μs
	Overshoot	T <sub>∆</sub> = 25°C, unity gain			6%	20%	
Bandwidth (2)	Bandwidth (2) T <sub>A</sub> = 25°C		0.437	1.5		MHz	
Slew rate		T <sub>d</sub> = 25°C, unity gain		0.3	0.7		Vigs
Power consumption		V <sub>3</sub> = ±20 V	T <sub>A</sub> = 25°C		80	150	
			T <sub>A</sub> = T <sub>ANIN</sub>			165	mW
			Ta = Tawax			135	

<sup>(2)</sup> Calculated value from: BW (MHz) = 0.35/Rise Time (μs).

# 6.7 Electrical Characteristics, LM741C(1)

PARAM	ETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Input offset voltage		B 44840	T <sub>A</sub> = 25°C		2	6	m/V
		R <sub>2</sub> ≤ 10 kΩ	$T_{\Delta NN} \le T_{\Delta} \le T_{\Delta N\Delta X}$			7.5	mV
Input offset voltage adjustment range		T <sub>0</sub> = 25°C, V <sub>9</sub> = ±20 V			±15		m/V
Input offset current		T <sub>0</sub> = 25°C			20	200	ΠA
		$T_{\Delta MIN} \le T_{\Delta} \le T_{\Delta M \Delta X}$	$T_{\Delta MIN} \le T_{\Delta} \le T_{\Delta M \Delta X}$			300	
Input bias current		T <sub>0</sub> = 25°C			80	500	nΑ
input bias current		$T_{\Delta MIN} \le T_{\Delta} \le T_{\Delta M \Delta X}$	$T_{\Delta MIN} \le T_{\Delta} \le T_{\Delta M \Delta X}$			0.8	μΑ
Input resistance $T_{\Delta} = 25^{\circ}C$ , $V_{\Delta} = \pm 20 \text{ V}$			0.3	2		МΩ	
Input voltage range T <sub>0</sub> = 25°C		±12	±13		V		
		Va = ±15 V, Vo = ±10 V, RL	T <sub>A</sub> = 25°C	20	200		3.00=0.4
Large signal voltage	Agin	≥ 2 kΩ	$T_{\Delta MN} \le T_{\Delta} \le T_{\Delta M\Delta X}$	15			V/mV
Cutant material	_	11 .4511	R <sub>L</sub> ≥ 10 kΩ	±12	±14		v
Output voltage swing		V <sub>2</sub> = ±15 V	R <sub>L</sub> ≥2kΩ	±10	±13		٧
Output short circuit current T <sub>0</sub> = 25°C				25		mA	
Common-mode rejection ratio $R_2 \le 10 \text{ k}\Omega$ , $V_{CW} = \pm 12 \text{ V}$ , $T_{\Delta WW} \le T_{\Delta} \le T_{\Delta W\Delta X}$		$\mu_{\text{IN}} \leq T_{\Delta} \leq T_{\Delta M \Delta X}$	70	90		d₿	
Supply voltage rejection ratio $V_2 = \pm 20 \text{ V}$ to $V_2 = \pm 5 \text{ V}$ , $R_2 \le 10 \Omega$ , $T_{\text{LMM}} \le T_{\Delta} \le T_{\text{LMAX}}$		77	96		d⊜		
Transient response	Rise time	T <sub>0</sub> = 25°C, Unity Gain			0.3		μs
	Overshoot				5%		
Slew rate T <sub>a</sub> = 25°C, Unity Gain			0.5		V/µs-		
Supply current T <sub>0</sub> = 25°C				1.7	2.8	mΑ	
Power consumption V <sub>2</sub> = ±15 V, T <sub>4</sub> = 25°C			50	85	mW		

<sup>(1)</sup> Unless otherwise specified, these specifications apply for  $V_2=\pm15~V_c-55^\circ\text{C} \le T_\Delta \le \pm125^\circ\text{C}$  (LM741/LM741A). For the LM741C/LM741E, these specifications are limited to  $0^\circ\text{C} \le T_\Delta \le \pm70^\circ\text{C}$ .

6 Submit Documentation Feedback

Copyright © 1995–2015, Texas Instruments Incorporated

Product Folder Links: LIJ741

# 8 REFERENCES:

- [1] Low Cost Instrumentation Amplifier: <a href="http://www.analog.com/media/en/technical-documentation/data-sheets/AD620.pdf">http://www.analog.com/media/en/technical-documentation/data-sheets/AD620.pdf</a>
- [2] The IC 741 Op-Amp tutorial and Characteristics: <a href="https://www.elprocus.com/ic-741-op-amp-tutorial-and-characteristics/">https://www.elprocus.com/ic-741-op-amp-tutorial-and-characteristics/</a>
- [3] brain-computer interface (BCI): <a href="http://whatis.techtarget.com/definition/brain-computer-interface-BCI">http://whatis.techtarget.com/definition/brain-computer-interface-BCI</a>
- [4] Biopotential Amplifiers: http://www.fis.uc.pt/data/20062007/apontamentos/apnt\_134\_6.pdf
- [5] OPAMP 741C Datasheet: <a href="http://www.datasheetcafe.com/ic741-datasheet-pdf/">http://www.datasheetcafe.com/ic741-datasheet-pdf/</a>
- [6] Getting the most out of your instrumentation amplifier design: http://www.ti.com/jp/lit/an/slyt226/slyt226.pdf