



Sandeep Gor – Staff Application Engineer April 9, 2015



#### Past 10 years: IP bottom-up verification approach





Comprehensive IP and Sub-System verification: should work in **ANY** SoC context



### Paradigm Shift In the Market



Ubiquity of software



Move to Standards-based protocols and IPs



Increasing complexity and # of IP's to be integrated



Mixed Signal and Low Power Verification Complexity



Debug consuming over 50% of verification task



Application / end-user driven requirements



Shrinking time-to-money

Design Trends Shift from:
Serial HW/SW
Development
To:
Parallel HW/SW
Development

Shift from:

IP Creation


To:

SoC Integration



### From serial to parallel HW/SW development

#### **Serial HW->SW Development**




#### **Parallel HW->SW Development**



Integrate HW/SW Early and Often
HW designed in SW context
Software exposed to Spec changes



### **Ever-growing System Development Complexity**



### Challenges in HW/SW Co-Verification

- HW/SW requires High Performance Platforms
- Multiple disconnected SoC simulation environments
  - Virtual Platform, RTL Sim, HW Acceleration/Emulation, FPGA Prototype, Post Silicon
- Reducing SoC integration time and effort
  - Integrating many design IPs and SW components
  - Requires significant time and effort to verify integration
  - High cost to re-integrate & re-verify changes
  - Debug is a major challenge to isolate the root cause
  - Verification effort for SoC derivatives is too high
- Verifying that SoC can support required SW applications
  - Increased software content to develop, integrate, & verify
  - SoC must be architected up front to support SW Use Cases
  - Must verify against functional, power & performance requirements



### HW/SW Requires High Performance Platforms














#### SDK

- Highest speed
- •Ignore hardware
- •Earliest in the flow

#### Virtual Platform

- Almost at speed
- Less accurate (or slower)
- Before RTL
- Great to debug (but less detail)
- Easy replication

#### RTL Simulation

- KHz range
- Accurate
- •Excellent HW debug
- •Little SW execution

#### Acceleration Emulation

- •MHz Range
- •RTL accurate
- •After RTL is available
- Good to debug with full detail
- Expensive to replicate

#### FPGA Prototype

- •10's of MHz
- •RTL accurate
- •After stable RTL is available
- OK to debug
- More expensive than software to replicate

### Prototyping Board

- •Real time speed
- Fully accurate
- Post Silicon
- Difficult to debug
- Sometimes hard to replicate



#### A System-centric Look at a Modern SoC

#### Many IPs


- Standard IO
  - Wifi, USB, PCIe, etc.
- Standard internal interfaces
  - AXI, ACE etc
- System infrastructure
  - Interconnect, interrupt control, power mangement, timers...
- Differentiators
  - custom accelerators, modem...

#### Many cores


- Homogeneous
- Heterogeneous


#### Lots of software

- Part of core functionality
  - communication stack, DSP software, GPU microcode...
- User application sw infrastructure
  - Android, Linux…









#### Full OS level and above SW Validation Challenges Legend SW System HW Next Generation SW-Driven SoC Flow **Powered By** Platform Hybrids **Continuous SW Development & Bringup** Emulation + Virtual Platform + FPGA **Continuous System Validation HW Development & Verification** SW-Enhanced SoC Flow **Enabled By** Virtual Platform SW Dev SW Dev and Bringup On real HW design, Silicon FPGA Prototype On model **Emulation System Validation HW Development & Verification** Traditional SoC then SW Flow SW Dev and Bringup on Silicon **System Validation HW Development & Verification**

**Silicon Samples** 

**Tapeout** 



**Product Ships** 

ARMv8/v7 Early OS & Software

Bring Up

#### **Execute SW at 100MHz**

With standard or custom processor models

Plug and Play Integration with RTL

SoC-specific transactors and RTL I/F


Validate SoC + OS at 5-10 MHz


High-performance memory coherency


**Reduce SoC Debug Effort** 

System Messages HW / SW Debuggers

#### Component Color Key









#### The Eras of Verification

Looking at the past and into the future






### SoC level Verification & Validation Requirements






#### Solution: Test Creation at Abstract Level






#### Solution

- Faster complex SoC test creation
- Abstraction: UML style use-case diagrams
- Automation: system use-case test generation
- Portability: reuse across all execution platforms
- Measurement: SoC-level HW/SW coverage metrics




Perspec System Verifier Technology






## SoC Power Analysis Requires "*Deep*" Cycles (@100MHz for 10 secs => 1 Billion cycles)





Identify and analyze peak and average power at system level

#### **Dynamic Power Analysis**




#### **Dynamic Power Analysis**

- Peak and average power consumption over any time window
- Instance-based power navigation
- System-level power analysis for large SoC (with software)
- MHz Throughput
- No emulation capacity overhead
- Higher accuracy
- Calculate peak and average power




#### DPA should be Flexible Solution for HW/SW Co-Verification



A unique platform tuned for high-performance HW/SW co-verification and power profiling at the system-level perspective






ARM v8 SoC HW/SW Debug

### A53/A57 Post-process SoC Debug

- Integrated & synchronized HW/SW debug with testbench
- For verification & design teams
- · Enables off-line debugging




Synchronized with design & testbench debugger


### ARM v8 SoC HW/SW Debug

#### A53/A57 JTAG SW Debugger

- Interactive SW debugging on Emulator
- Support for SW developers using RealView, Lauterbach, etc..

JTAG Debugger support for SW Developers on Emulator






### Challenges in ARM SoC Integration

- Significant engineering effort required to integrate & verify IPs (Customer IPs + 3<sup>rd</sup> Party IPs)
  - Each IP has many configuration options
  - IPs must be configured consistently together with SW Drivers & VIPs
  - Largely a manual, error-prone effort
- Need to develop multiple environments on different platforms for verification/validation & SW bring-up/integration
  - Virtual Platform, Simulation, Emulation, FPGA Prototype, Post-Silicon
  - Cumbersome integration work of RTL/SW/VIP repeated per platform
  - Some platforms have special requirements requiring model changes
- Late spec changes and/or derivative platforms are difficult to support within short market windows
  - Shift from ARM v7 to v8 was not planned by many mobile projects




#### Flow Automation





IP & VIP


3<sup>rd</sup> Party and Customer IP & VIP Subsystem to SoC Design & Verification Environments



Virtual System Simulation Platform Platform Platform Platform Platform Platform System Development Suite

cadence


**Factory Flow** 




#### Advantage for Automation in SoC Integration

- Rapid generation of ARM SoC design & verification environments
  - Pre-packaged ARM FM/RTL IP + CDNS IP/VIP
  - For performance modeling and analysis
  - For SW bring-up and development
  - For HW/SW integration and verification
  - Targeting multiple execution platforms, including hybrid platforms
- Reduce errors in manual integration based on paper specs
  - Single source, machine-readable specification data
- Improve turn-around time for late spec changes
  - By automating integration tasks
- Improve time to market for SoC derivatives
  - Quickly generate and verify incremental changes to SoC platform







#### Representative ARM SoC




#### Performance Challenges



#### Performance Challenges



#### Performance Challenges




#### Performance Infrastructure Challenges

- Create and maintain Performance Testbench
- No standard Performance Monitors which are protocol agnostics
- Analysis of the Performance Data



#### Solution



#### For Interconnect IP Integration


- •Performance of use case traffic loads
- Verify configuration functionality

#### For SoC Integration


•Validate performance in context of IPs

#### **Benefits**

- ➤ Shorten performance tuning and analysis iteration loop from days to hours
- Reduce testbench development time from weeks to hours



#### Cache Coherent ACE Verification IP



### Summary

- Major challenges and solutions
  - Early SW Bring-up & HW/SW Integration
    - Hybrid for early OS & SW bring-up
  - SW-driven use case verification
    - Abstract level test creations for horizontal and vertical reuse is the key
  - Power profiling and analysis of real world traffic
    - Dynamic power analysis by capturing hardware activities from use-cases/software runs on emulator and feed it to Synthesizer
  - HW/SW debug
    - Debgger with HW/SW views
    - JTAG SW Debugger support for Software
  - Rapid IP Integration
    - Automation is the key
  - SoC performance characterization, analysis, & verification
    - Automation in testbench creation
    - Analysis tools
  - Advance protocol checking
    - Advance VIPs for ACE/CHI are useful for protocol compliance



# cadence®