

RZ/V2N Group

R01DS0466EJ0120 Rev.1.20 Sep 5, 2025

Section 1 Overview

1.1 Features

This LSI includes 1.8 GHz Quad Arm® Cortex®-A55 on-chip FPU, NeonTM, L1-caches and L3-cache, 200MHz Arm® Cortex®-M33 on-chip FPU and DSP-extension, DRP-AI, MaliTM-G31 (GE3D), MaliTM-C55 (ISP), 1.5 MB of on-chip SRAM, 2ch GbEthernet MAC, 1ch USB2.0, USB3.2 Gen 2x1, 2-MIPI® CSI-2® camera input interface, 1-MIPI® DSI® video output interface, PCIe® Gen3 2Lane (EP/RC), various communication interfaces such as xSPI, eMMCTM, I2S (TDM), I3C®, PDM, and security functions.

■ CPU

- On-chip Quad 64-bit Arm[®] Cortex[®]-A55 Core processors
 Application processing (up to 1.8 GHz)
- 32-bit Arm® Cortex®-M33 processor
 System management (up to 200 MHz)

Accelerator engines

- AI accelerator (dynamically reconfigurable processor for AI (DRP-AI (AI-MAC+DRP)))
- 3D graphics engine (GE3D) (option)
- Image signal processor (ISP) (option)
- Image scaling unit (ISU)
- Video codec unit (VCD)

On-chip SRAM and external memory interfaces

- On-chip shared SRAM (1.5-Mbyte on-chip SRAM with ECC)
- External DDR memory interface
 1-channel memory controller for LPDDR4-3200 or LPDDR4X-3200 with a 32-bit bus width
- xSPI interface
- SDHI (eMMC/SD (1-, 4-, 8-bit bus width) supported)

■ Boot

Selectable boot CPU from Cortex®-M33 or Cortex®-A55

■ Extended-function timers

- 32-bit general-purpose timer (16 ch.)
- 32-bit CMTW (8 ch.)

Various communication/storage/network interfaces

- Ethernet (2 ch.: 10/100/1000 BASE)
- USB2.0 (1 ch.: Host/Function)
- USB3.2 Gen2 × 1 (1 ch.: Host-only)
- PCIe Gen3 (1, 2 lanes × 1 pair)
- MIPI CSI-2 (2 ch.: 1, 2, or 4 lanes)
- MIPI DSI (1 ch.: 1, 2, or 4 lanes)
- CAN/CANFD (compliant with ISO11898-1) (6 ch.)
- SCI (10 ch.: UART/SPI/I2C-host)
- SPI (3 ch.)
- I2C (9 ch.)
- I3C (1 ch.)

■ Audio

- Asynchronous sampling rate converter unit (SCU) (up to 192 kHz)
- DMAC for Audio (ADMAC) is available to transfer audio formats of I2S with SCU.
- Flexible audio clock generator (ADG) for audio functions.
- 12S (TDM) input/output interfaces (half-duplex 10 ch.; full-duplex 5 ch.)
- SPDIF input/output interfaces (3 ch.)
- Pulse density modulation (PDM) input interfaces (6 ch.)

■ Analog/Digital converter (ADC) and sensors

- 2.5 Msps 12-bit ADC (24 ch.)
- Internal temperature sensors (2 ch.)

■ Security

• Hardware cryptographic engine (option)




Figure 1.1-1 Diagram of Functional Overview

1.2 Product Lineup

Table 1.2-1 Product Lineup

Group	Name	Part Number	GE3D	Security	ISP
RZ/V2N	RZ/V2N	R9A09G056N41GBG	N/A	N/A	N/A
		R9A09G056N42GBG	Available (Mali-G31)		
		R9A09G056N45GBG	N/A	Available	_
		R9A09G056N46GBG	Available (Mali-G31)	_	
	RZ/V2NP	R9A09G056N43GBG	N/A	N/A	Available (Mali-C55)
		R9A09G056N44GBG	Available (Mali-G31)	_	
		R9A09G056N47GBG	N/A	Available	_
		R9A09G056N48GBG	Available (Mali-G31)	_	

Note: "#ACx" or "#BCx" is added to the end of part numbers. "#ACx" is packaged in the individual tray, and "#BCx" is packaged in the full carton.

Note: The products with #AC0 or #BC0 in the part number have the following restrictions.

— Controlling MIPI LCDs with the Display Command Set over MIPI DSI is not supported.

1.3 Functions

The following tables list the functions of this LSI.

Table 1.3-1 CPU

Item	Description
Application Processor	Arm Cortex-A55 Quad Core 1.8 GHz with 0.9 V, 1.1 GHz with 0.8 V
Cortex-A55	 L1 I-cache 32 Kbytes (with parity) and D-cache 32 Kbytes (with ECC) per core
(CA55)	L2 cache: 0 Kbyte
	• L3 cache: 1 Mbyte (with ECC)*1
	MMU supported
	 Neon[™] and FPU supported
	 Cryptographic extension supported (for security-supported products only)
	Armv8-A architecture
System Manager	Arm Cortex-M33 processor 200 MHz
Cortex-M33	FPU supported
(CM33)	DSP extension supported
	Security extension supported
	Armv8-M architecture
Debug Interface	Arm® CoreSight® architecture
	 JTAG and SWD interfaces supported
	ETF: Total of 52 Kbytes for program flow tracing
	 JTAG disabling supported (option)
Boundary Scan	Boundary scan based on IEEE 1149.1 via the JTAG interface is supported.
	 Note that some module pins are not available on this boundary scan.

Note 1. The maximum operating frequency of the L3 cache is 1.26 GHz.

Table 1.3-2 Accelerator Engines

Item	Description
Al accelerator	DRP-AI (AI-MAC + DRP)
(DRP-AI)	Up to 4 dense TOPS
	Up to 15 sparse TOPS
3D Graphics Engine	• Arm Mali-G31
(GE3D)	One single-pixel shader core
(option)	8-Kbyte L2 cache
	 OpenGL ES[™] 1.1, 2.0, and 3.2 supported
	OpenCL 2.0 full profile supported
Image Signal Processor	Arm Mali-C55
Unit	• 1 unit, supporting 4K
(ISP)	Maximum pixel rate: 630 Mpixels/s
(option*)	Supports the functions below:
*D7//OND	 Black level correction
*RZ/V2NP only	- WB gain
	 Defect pixel correction
	 Color correction
	- Gamma correction
	 Edge enhancement and sharpness filter
	 Down-scaling and cropping
	 Dynamic range correction
	- 2-exprosure HDR
	 Shading correction
	 Supports input formats: RAW8, 10, 12, 14, 16, 20
	Supports output formats: YUV422, YUV420, RGB
Image Scaling Unit	Scaling down function with bilinear interpolation
(ISU)	● Input image size (max): 4096 × 4096
	 Output image size (max): 4096 x 4096
	 Supported color format: RGB/ARGB, YCbCr/YUV, RAW (Grayscale)
Video Codec Unit	• H.264/H.265 codec module
(VCD)	Support for encoding and decoding
	- H.264/AVC
	(High Profile, level 4.2; Main Profile, level 4.2; Baseline Profile, level 4.2)
	H.265/HEVC (Main Profile, level 5)
	Maximum size
	- (H.264) 1920 × 1080 × 60 fps* ¹
	- (H.265)
	3840 × 2160p × 30 fps* ¹
	·

Note 1. Maximum frame rate for this size. The number of streams can be defined within this specification by software.

Table 1.3-3 On-chip SRAM and External Memory Interfaces

Item	Description
System RAM	• 1.5 Mbytes (with ECC)
External Bus Controller for LPDDR4/4X SDRAM (DDR)	 1 channel Support for LPDDR4-3200 and LPDDR4X-3200 Bus width: 32-bits In line ECC (16 ECC regions) supported (support for error detection interrupts) Memory size: Up to 8 Gbytes Auto-refresh, self-refresh, and IO retention supported Memory access protection for secure regions using TZC-400 (Arm® TrustZone® supported)
xSPI Controller (xSPI)	 1 channel (2 chip select signals) Compliant with the xSPI protocol Protocol mode 1, 4, or 8 pins with SDR or DDR (1S-1S-1S, 4S-4D-4D, 8D-8D-8D)*1 2 or 4 pins with SDR (1S-2S-2S, 2S-2S-2S, 1S-4S-4S, 4S-4S-4S) Support for XiP mode Support for up to 256-Mbyte address space (support for up to 128M bytes per channel address space in boot sequence)
SD Card Host Interface/ Multimedia Card Interface (SD/MMC)	 3 channels Channel 0 supports SDHI and e-MMC. Channels 1 and 2 support SDHI. SD memory I/O card interface (1-bit or 4-bit SD bus) SD, SDHC and SDXC SD memory card access supported Compliant with SD specification version 3.01 Default, high-speed, UHS-I/SDR50, SDR104 and DDR50 transfer modes supported Error check function: CRC7 (command), CRC16 (data) Support for card detection and write protection MMC interface (1-bit, 4-bit, or 8-bit MMC bus) e-MMC device access supported Compliant with eMMC 4.51 High-speed, HS200 and HS-DDR transfer modes supported

Note 1. DDR access without XSPI0_DS is not supported for 4S-4D-4D and 8D-8D-8D.

Table 1.3-4 Boot

Item	Description
Boot	Boot CPU selectable as CA55 and CM33
	CM33 boot
	 Boot mode 2: Booting from a serial flash memory connected to the xSPI bus space
	 Boot mode 3: Booting from SCIF download
	CA55 boot
	 Boot mode 0: Booting from eSD
	 Boot mode 1: Booting from eMMC
	 Boot mode 2: Booting from a serial flash memory connected to the xSPI bus space
	 Boot mode 3: Booting from SCIF download
	Note: 1.8 V or 3.3 V selectable for eMMC and xSPI interfaces.

Table 1.3-5 System, Data Transfer, Enhanced Interrupt Controller Unit, Clock Functions

Item	Description
Direct Memory Access	80 channels
Controller	 Transfer modes: Single transfer mode and block transfer mode
(DMAC)	 LINK mode (DMA transfer under descriptor control) supported
	• Transfer size: 1, 2, 4, 8, 16, 32, 64, or 128 bytes
	 Transfer request: Software trigger, external DMA requests (DREQ) and interrupt requests from peripheral functions
	 A specific DMA transfer interval can be specified to adjust the bus occupancy.
Clock Pulse Generator	 Generates the clocks from an external clock or external resonator (24 MHz).
(CPG)	– Maximum CA55 clock: 1.8 GHz (0.9 V), 1.1GHz (0.8 V)
	- Maximum CM33 clock: 200 MHz
	Maximum DDR clock: 800 MHz (LPDDR4/4X-3200)
	 Maximum GE3D clock: 630 MHz
	- Maximum ISP clock: 630 MHz
	- Maximum H.264/H.265 clock: 400 MHz
	 Maximum system bus clock: 400 MHz
	 SSC (spread spectrum clock) supported
Interrupt Controller	Arm® CoreLink® generic interrupt controller (GIC-600) for CA55
(GIC)	• 32 priority levels available
	 Nested vectored interrupt controller (NVIC) for CM33
	 External Interrupt pins (NMI, IRQ0 to IRQ15, and TINT0 to TINT31)
	On-chip peripheral Interrupts: Priority level set for each module
Event Link Controller	 Up to 461 event signals can be interlinked with the operation of modules.
(ELC)	 In particular, the operation of timer modules can be started by input event signals.
	 Event-linked operation of signals of 16 port pins,P60 to 67 and P80 to 87, is to be possible.
Error Controller	 Error events from CPU and peripherals are captured and merged to interrupt with mask for CA55 and CM33 respectively.
	 System reset can be generated by error events.
Message Handling Unit	Message handling function between each core of CA55 and CM33
(MHU)	 Assert interrupts to inform messages and responses from/to every core

Table 1.3-6 Various Communication/Storage/Network Interfaces (1/3)

Item	Description
USB3.2 Host (USB3)	 1 channel Compliant with USB3.2 Gen2 x 1 Maximum rate: 10 Gbps Support for control, bulk, interrupt, and isochronous transfer Internal dedicated DMA
USB2.0 Host/Function (USB2)	 1 channel (Host/Function) Compliant with USB2.0 Support for On-The-Go (OTG) functionality (ch. 0 only) Support for control, bulk, interrupt, and isochronous transfer Internal dedicated DMA
PCIe Express® 3.0 (PCIE)	 PCle Gen3 Root complex or Endpoint selectable Lane configuration selectable from below: 1 or 2 lanes x 1 channel
MIPI CSI-2 Interface with camera image processing (CRU)	 2 channels Number of lanes: 1, 2, or 4 lanes per channel Maximum bandwidth: 2.1 Gbps per lane Support for the throughput up to 4K RAW12 30 fps Support for 4 virtual channels selected from VC0 to VC15 Support for input data formats: YUV422 8 bits or 10 bits RGB444, RGB555, RGB565, RGB666, RGB888 RAW6, RAW7, RAW8, RAW10, RAW12, RAW14, RAW16, RAW20 YUV420 8-bits or 10-bits (image processing not supported) Legacy YUV420 8-bits (image processing not supported) YUV420 8-bits or 10-bits (chroma shifted pixel sampling) (image processing not supported) User defined byte-based data The other formats from the MIPI CSI-2 interface can also be output without image processing. Generic long packet data types 1 to 4 User defined 8-bit data types 1 to 8
MIPI DSI Interface with LCD controller (LCDC)*1	 User defined 6-bit data types 1 to 8 1 channel Number of lanes: 1, 2, or 4 lanes Support for the throughput up to 1920 × 1200 RGB888 60 fps Support for the throughput up to 1280 × 1024 RGB888 120 fps Maximum bandwidth: 1.5 Gbps per lane Support for 2-plane blending (with the ability to blend 2 differently sized images) Support for image processing: Dither processing (RGB666) Clipping RGB gamma correction LUT Support for input data formats: RGB565, RGB666, RGB888 ARGB1555, ARGB4444, ARGB8888 YUV (YcbCr) 444 8-bits, YUV (YcbCr) 422 8-bits, YUV (YcbCr) 420 8-bits Support for output data formats: RGB666, RGB888

Note 1. The products with #AC0 or #BC0 in the part number have the following restrictions.

— Controlling MIPI LCDs with the Display Command Set over MIPI DSI is not supported.

Table 1.3-6 Various Communication/Storage/Network Interfaces (2/3)

Item	Description
Gigabit Ethernet Interface (GBETH)	 2 channels Compliant with IEEE802.3 Compliant with IEEE802.1Qav, IEEE802.1Qat, and IEEE802.1AS Compliant with IEEE1588-2008 with nano second timer in ch. 0 (main) and ch. 1 (sub) Support for 10BASE, 100BASE, and 1000BASE Support for full duplex and half duplex Support for RGMII and MII Interfaces
CANFD Interface (CANFD)	 6 channels CAN-FD ISO 11898-1 (2015) compliant Support for up to 8 MHz with payload transfer Message buffer 64 transmit message buffers per channel 256 shared buffers for RXMB and FIFO buffers per channel
I3C Bus Interface (I3C)	 1 channel Support for 1.2 V and 1.8 V Master or Slave mode selectable Support for the multi-master Compliant with MIPI I3C v1.0 and I3C Basic v1.0 The following functions are not supported: Bridge device (I3C v1.0 and I3C Basic v1.0) Asynchronous timing control async mode 2 & 3 (I3C v1.0) Support for DMAC and event linking
I2C Bus Interface (RIIC)	 9 channels Master or Slave mode selectable Support for the multi-master Support for Standard mode (100 kHz), Fast mode (400 kHz), and Fast mode+ (1 MHz) Support for DMAC and event linking
Renesas Serial Communication Interface (RSCI)	10 channels 6 communication modes Asynchronous interfaces 8-bit clock synchronous interface Simple IIC (host-only) Simple SPI (with one chip select signal) Smart card interface Simple LIN (expanded SCIX mode) 32-stage FIFO registers for transmission and reception Clock source selectable from among four internal clock signals Bit rate specifiable with the on-chip baud rate generator Full-duplex and half-duplex communications Data length: 7 to 9 bits Bit-rate modulation Double speed mode Loopback function to enable self-diagnosis Support for DMAC and event linking Support for CRC calculation by the CRC unit

Table 1.3-6 Various Communication/Storage/Network Interfaces (3/3)

Item	Description
Renesas Serial Peripheral Interface (RSPI)	 3 channels SPI transfer facility The MOSI (master out slave in), MISO (master in slave out), SSL (slave select, 4 channels available), and RSPCK (SPI clock) signals enable serial transfer through SPI operation (four lines). The MOSI, MISO, and RSPCK signals enable clock-synchronous operation (three lines). Capable of handling serial transfer as a master or slave. Data formats Switching between MSB first and LSB first The number of bits in each transfer can be changed to any number of bits from 8 to 16, or 20, 24, or 32 bits. 32-bit x 16-stage buffers for transmission and reception. Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits). Buffered structure Independent 16 stages and channels for MOSI and MISO Double buffers for both transmission and reception RSPCK can be stopped automatically with the reception buffer full for master reception. Support for DMAC and event link Support for CRC calculation by the CRC unit
CRC Calculator (CRC)	 1 channel CRC code generation for arbitrary amounts of data in 8-, 16-, or 32-bit units Select any of four generating polynomials: X32+X26+X23+X22+X16+X12+X11+X10+X8+X7+X5+X4+X2+X+1 (CRC-32) X32+X28+X27+X26+X25+X23+X22+X20+X19+X18+X14+X13+X11+X10+X9+X8+X6+1 (CRC-32C) X16+X15+X2+1(CRC-16) X16+X12+X5+1 (CRC-CCITT) X8+X2+X+1 (CRC-8) Support for RSCI and RSPI interfaces
Serial Communication Interface with FIFO (SCIF)	 1 channel Asynchronous mode Simultaneous transmission and reception (full-duplex communication) supported Dedicated baud-rate generator Separate 16-byte FIFO registers for transmission and reception

Table 1.3-7 Extended-Function Timers

Item	Description
General-Purpose Timer	• 32 bits x 16 channels
(GPT)	• Counting up or down (sawtooth-wave), counting up and down (triangle-wave) selectable for all channels
	2 input/output pins per channel
	 2 output compare/input capture registers per channel
	 For the 2 output compare/input capture registers of each channel, 4 registers are provided as buffer registers and are capable of operating as comparison registers when buffering is not in use.
	 In output compare operation, buffer switching can be at peaks or troughs, enabling the generation of laterally asymmetrically PWM waveforms.
	 Registers for setting up frame intervals on each channel (with capability for generating interrupts on overflow or underflow)
	 Enabling synchronized operation of the several counters between 2 units
	 Modes of synchronized operation (synchronized, or displaced by desired times for phase shifting)
	Generation of dead times in PWM operation
	 Automatic generation of three-phase PWM waveforms incorporating dead times through the combination of three counters
	 Starting, clearing, and stopping counters in response to external or internal triggers
	 Internal trigger sources: Software and compare-match
	 Generation of triggers for A/D converter conversion
	 Digital noise filter functions for signals on the input capture and external trigger pins
	Event linking by the ELC
	Support for phase counting mode
Port Output Enable for	 Controlling the output disable for GPT waveform output
GPT	 Initiation by input level detection of GTETRG pins
(POEG)	 Initiation by an output disable request from GPT
	 Initiation by detection of oscillation stopping or by software
Compare Match Timer W	• 32 bits × 8 channels
(CMTW)	• Compare-match, input-capture input, and output-comparison output are available (ch. 0 to ch. 3)
	 Interrupt requests can be output in response to compare-match, input-capture, and output-comparison events
Watchdog Timer	• 4 channels
(WDT)	A counter underflow can reset the LSI.
General Timer	• 32 bits × 8 channels
(GTM)	Two operating modes:
	 Interval timer mode
	Free-running comparison mode
Real Time Clock	• A 100-year calendar from 2000 to 2099
(RTC)	BCD code display
· -/	Clock source is an oscillator dedicated to RTC (32.768-kHz)
	Automatic adjustment function for leap years
	Alarm function

Table 1.3-8 Audio

Item	Description
Sampling Rate Converter Unit (SCU)	 10 channels Sampling rate: Up to192 kHz Asynchronous/synchronous sampling rate conversions are available. Support for resolutions of up to 24 bits High-sound-quality type (THD + N*¹ is −132 dB) and general-sound-quality type (THD + N*¹ is −96 dB) Automatically generates antialiasing filter coefficients Four modules support one, two, four, six, or eight channels, and six modules support one or two channels.
Audio Clock Generator Unit (ADG)	Note 1. Total harmonic distortion plus noise Supplies clock signals to the SSIU, SCU and SPDIF module.
Direct Access Memory Controller for Audio (ADMAC)	 Allows transfer of L/R data via I2S 29 channels Controls data transfer between the audio modules (SSIU, SCU)
Serial Sound Interface Unit (SSIU)	 10 channels for half-duplex communication with transmit or receive function 5 channels for full-duplex communication (full-duplex pairing: ch. 0 & 9, ch.1 & 2, ch. 3 & 4, ch. 5 & 6, ch. 7 & 8) Support for I2S, monaural, and TDM audio formats Support for master and slave functions Generation of programmable word clocks and bit clocks Multi-channel formats Support for 8, 16, 18, 20, 22, 24, and 32-bit data formats Support for WS (word select) signal continuation with which the WS signal is not stopped Support for DMAC
SPDIF Interface (SPDIF)	 3 channels Support for the IEC 60958 standard (stereo and consumer use modes only) Sampling frequencies of 32 kHz, 44.1 kHz, and 48 kHz Audio word sizes of 16 to 24 bits per sample Bi-phase mark encoding Double buffered data Parity encoded serial data Support for DMAC
Pulse Density Modulation (PDM)	 6 channels Direction: Input Sampling rate: 8, 10, 12, 15, 16, 20, 24, 25, 30, 40, or 48 kHz Capable of filtering 1-bit digital input data and converting them into 20-bit or 16-bit digital data Support for the stereo microphone (L/R sampling by rising/falling clock edge) Support for the sound activity detector to wake up CPU from WFI Support for DMAC

Table 1.3-9 12-bit Analog to Digital Converter

Item	Description
A/D Converter	• 24 channels
(ADC0)	• Resolution: 12 bits
	Input range: 0 V to 1.8 V
	Conversion rate: 2.5 Msps, 2.0 Msps, 1.0 Msps, 0.5 Msps, 0.25 Msps
	 Operation mode: Single scan, continuous scan, group scan
	 Condition for starting A/D conversion
	 Software trigger
	 Asynchronous trigger: External ADTRG trigger supported
	 Synchronous trigger: ELC and GPT timers
	 Interrupt sources: A/D scan end, window compare match, compare match/mismatch, data register overwrite

Table 1.3-10 Internal Sensors

Item	Description
Temperature Sensor Unit	2 channels for internal temperature
(TSU)	 Includes a 12-bit A/D convertor per unit
	• Resolution: 0.0625°C/code
	 Rang: −40°C to 125°C
	• Precision: ±5°C
	Conversion rate: 14.9 ksps
	Operation mode: Single scan
	Condition for starting measurement
	- Software trigger
	 Synchronous trigger: ELC
	Interrupt sources: Conversion end, window compare match

Table 1.3-11 Security

Item	Description
Trusted Secure IP	Security algorism
(option)	Common key encryption: AES
	 Non-common key encryption: RSA, ECC
	Other features
	 TRNG (true-random number generator)
	Hash value generation: SHA-1, SHA-224, SHA-256, GHASH
	 Support for unique ID

Table 1.3-12 General-Purpose I/O Pins

Item	Description
General-purpose I/O ports	Multiple I/O pins: 86 pins
(GPIO)	Selectable: Pulling up or down by register settings
	Selectable: N-ch. open-drain mode, Schmitt mode
	• 3.3-V tolerant pins available for use: 75
	• 1.8-V tolerant pins available for use: 2
	 Selectable IO-voltages for eight power blocks (7 blocks: 1.8 V or 3.3 V; 1 block: 1.2 V or 1.8 V)

Table 1.3-13 Power Supply Voltage

Item	Description
Power supply voltage	• VDD (core): 0.8 V
	• VDD (CA55): 0.8 V or 0.9 V
	• VDD (ADC, TSU, OTP): 1.8 V
	 VDD (DDR IO): 1.1 V, 0.6 V (only 0.6 V: for LPDDR4X)
	 VDD (MIPI DPHY): 1.2 V, 1.8 V (only 1.8 V: for MIPI CSI-2)
	 VDD (others): 1.8 V, 3.3 V

Table 1.3-14 Temperature Range

Item	Description
Junction temperature (Tj)	● -40°C to +125°C

Table 1.3-15 Quality Level

Item	Description
Quality level	Industrial usage, etc.

Table 1.3-16 Package

Item	Description
Package	840-pin FCBGA, 15-mm square, 0.50-mm pitch

1.4 Block Diagram




Figure 1.4-1 Block Diagram

Table 1.4-1 List of Units (1/2)

Table 1:4-1 List 01 01		
Unit Name	Unit Number	Function
ADC	ADC0 to ADC2	A/D converter
ADG	_	Audio clock generator
ADMAC	_	DMAC for audio
CA55	_	Arm Cortex-A55
CANFD	CANFD0	CAN-FD interface
CM33	_	Arm Cortex-M33
CMTW	CMTW0 to CMTW7	Compare match timer
CPG	_	Clock pulse generator
CRC	_	CRC operation unit
CRU	CRU0, CRU1	Camera data receive unit (MIPI CSI-2 interface)
CST	_	Debug interface (Arm CoreSight)
DDR	DDR0	LPDDR4/4X controller
DMAC	DMAC0 to DMAC4 (each 16 ch.)	Direct memory access (DMA) controller
DRP-AI	DRP0 and AI-MAC	Al accelerator
ELC	_	Event link controller
GBETH	GBETH0, GBETH1	Gigabit Ethernet interface
GE3D	_	3D graphics engine
GIC	_	Generic interrupt controller
GPT	GPT0, GPT1 (each 8 ch.)	General purpose timer
GTM	GTM0 to GTM7	General timer
GPV	_	Global programmers view
13C	I3C0	I3C bus interface
ICU	_	Interrupt control unit
ISP	_	Image signal processor
ISU	_	Image scale unit
LCDC	_	LCD controller
MHU	_	Message handling unit
OTP	_	One time programmable memory
PCIE	PCIE0	PCIe Express 3.0 interface
PCU	_	Power control unit
PDM	PDM0, PDM1	Pulse density modulation (PDM) interface
PFC	_	Pin function controller
POEG	POEG0, POEG1	Port output enable for GPT
PMU	_	Power management unit
PWC	_	Power sequence controller
RIIC	RIIC0 to RIIC8	I2C bus interface
RSCI	RSCI0 to RSCI9	Serial communication interface
RSPI	RSPI0 to RSPI2	Serial peripheral interface
RTC	_	Real time clock
SCIF	SCIF0	Serial communication interface with FIFO
[000 1- 000	CD/MMC hoot interface
SD	SD0 to SD2	SD/MMC host interface

Table 1.4-2 List of Units (2/2)

Un	it Name	Unit Number	Functional Overview
SR	AM	SRAM0 to SRAM2	SRAM
SR	С	_	Sampling rate controller
SS	IU	_	Serial sound interface unit
SYC —		_	System counter
sys —		_	System controller
SYSTEM BUS		_	Internal bus
	ACPU Bus	_	A bus connected to Cortex-A55, DDR memory controllers, SRAM, and its peripheral units
	RCPU Bus	_	A bus connected to its peripheral units
	MCPU Bus	_	A bus connected to Cortex-M33, SRAM, its peripheral units, and the system control units
	DRP Bus	_	A bus connected to DRP-Al and DDR memory controllers
	Video 0 Bus Video 1 Bus	_	A bus connected to image processing units and DDR memory controllers
	COM Bus	_	A bus connected to communication interface units and DDR memory controllers
TSU		TSU0, TSU1	Temperature sensor unit
TZC		_	CoreLink™ TrustZone Address Space Controller
USB2		USB20	USB2.0 host / function interface
USB3		USB30	USB3.2 host interface
VCD		_	H.265/H.264 multi codec
WDT		WDT0 to WDT3	Watchdog timer
xS	PI	xSPI0	xSPI controller

Section 2 Pin

This section describes the pins of this LSI.

2.1 Pin Assignment




Figure 2.1-1 Pin Assignment (Top view)

Table 2.1-1 Ball Numbers and External Pin Names (1/8)

Ball Num.	External Pin Name
A1	Vss
A2	DDR0_DQA11
A3	DDR0_DQA14
A4	DDR0_DMIA1
A5	DDR0_DQA8
A6	DDR0_DQA7
A7	DDR0_DMIA0
A8	DDR0_DQA2
A9	DDR0_DQA0
A10	DDR0_VDDQLP
A11	DDR0_VDDQLP
A12	DDR0_CSA1
A13	DDR0_CSA0
A14	DDR0_VDDQ
A15	DDR0_VDDQ
A16	DDR0_VDDQ
A17	DDR0_CSB0
A18	DDR0_CSB1
A19	DDR0_VDDQLP
A20	DDR0_VDDQLP
A21	DDR0_DQB3
A22	DDR0_DQB4
A23	DDR0_DMIB0
A24	DDR0_DQB8
A25	DDR0_DMIB1
A26	DDR0_DQB9
A27	DDR0_DQB14
A28	DDR0_ZN
A29	Vss

Ball Num.	External Pin Name
B1	DDR0_ATEST
B2	DDR0_DQA13
В3	V _{SS}
B4	DDR0_DQA12
B5	Vss
B6	DDR0_DQA10
B7	Vss
B8	DDR0_DQA5
В9	V _{SS}
B10	DDR0_DQA3
B11	DDR0_VDDQLP
B12	V _{SS}
B13	DDR0_CAA2
B14	Vss
B15	DDR0_VDDQ
B16	V _{SS}
B17	DDR0_CKEB0
B18	Vss
B19	DDR0_VDDQLP
B20	DDR0_DQB0
B21	Vss
B22	DDR0_DQB7
B23	Vss
B24	DDR0_DQB10
B25	V _{SS}
B26	DDR0_DQB13
B27	Vss
B28	DDR0_RESETN
B29	PCIE0_RSTOUTB

Ball Num.	External Pin Name	
C1	V _{SS}	
C2	Vss	
C3	DDR0_DTEST	
C4	DDR0_DQA15	
C5	DDR0_DQA9	
C6	V _{SS}	
C7	DDR0_DQA6	
C8	DDR0_DQA1	
C9	DDR0_DQA4	
C10	Vss	
C11	DDR0_CAA1	
C12	DDR0_CAA3	
C13	Vss	
C14	DDR0_CKEA1	
C15	DDR0_VDDQ	
C16	DDR0_CAB0	
C17	Vss	
C18	DDR0_CAB4	
C19	V _{SS}	
C20	DDR0_DQB2	
C21	DDR0_DQB1	
C22	DDR0_DQB5	
C23	DDR0_DQB6	
C24	DDR0_DQB11	
C25	DDR0_DQB15	
C26	DDR0_DQB12	
C27	V _{SS}	
C28	V _{SS}	
C29	USB20_OTGEXICEN	

Ball Num.	External Pin Name
D1	DSI_DPDATA2
D2	DSI_DNDATA2
D3	V _{SS}
D4	Vss
D5	DDR0_DQSAT1
D6	DDR0_DQSAC1
D7	Vss
D8	DDR0_DQSAT0
D9	DDR0_DQSAC0
D10	Vss
D11	DDR0_CKEA0
D12	DDR0_CAA0
D13	DDR0_CAA5
D14	DDR0_CAA4
D15	DDR0_CAB1
D16	DDR0_CAB3
D17	DDR0_CAB5
D18	DDR0_CAB2
D19	DDR0_CKEB1
D20	Vss
D21	DDR0_DQSBT0
D22	DDR0_DQSBC0
D23	Vss
D24	DDR0_DQSBT1
D25	DDR0_DQSBC1
D26	Vss
D27	Vss
D28	V _{SS}
D29	V _{SS}

Table 2.1-1 Ball Numbers and External Pin Names (2/8)

Ball Num.	External Pin Name
E1	Vss
E2	DSI_DPDATA3
E3	DSI_DNDATA3
E4	Vss
E5	Vss
E6	V _{SS}
E7	DSI_VREG0P4V
E8	V _{SS}
E9	V _{SS}
E10	DDR0_VDDQLP
E11	DDR0_VDDQLP
E12	V _{SS}
E13	DDR0_CKAT
E14	DDR0_CKAC
E15	V _{SS}
E16	DDR0_CKBT
E17	DDR0_CKBC
E18	V _{SS}
E19	DDR0_VDDQLP
E20	DDR0_VDDQLP
E21	V _{SS}
E22	V _{SS}
E23	Vss
E24	V _{SS}
E25	V _{SS}
E26	V _{SS}
E27	V _{SS}
E28	PCIE_TXDNL0
E29	PCIE_TXDPL0

Ball Num.	External Pin Name
F1	DSI_DPDATA1
F2	DSI_DNDATA1
F3	V _{SS}
F4	V _{SS}
F5	Vss
F6	V _{SS}
F7	DSI_VDD12
F8	DSI_VDD12
F9	V _{SS}
F10	V _{SS}
F11	Vss
F12	V _{SS}
F13	V _{SS}
F14	Vss
F15	DDR0_VAA
F16	V _{SS}
F17	Vss
F18	Vss
F19	V _{SS}
F20	V _{SS}
F21	V _{SS}
F22	Vss
F23	PCIE_VCC08AL01
F24	PCIE_VCC08AL01
F25	Vss
F26	Vss
F27	PCIE_RXDNL0
F28	PCIE_RXDPL0
F29	Vss

Ball Num.	External Pin Name
G1	Vss
G2	DSI_DPCLK
G3	DSI_DNCLK
G4	Vss
G5	Vss
G6	V _{SS}
G7	_
G8	DSI_VDD18
G9	V _{SS}
G10	PLVDD_PLLVDO_DSI
G11	PLDVDD08_PLLVDO_D SI
G12	Vss
G13	PLDVDD08_PLLDDR0
G14	PLVSS_PLLDDR0
G15	V _{SS}
G16	Vss
G17	Vss
G18	PLDVDD08_PLLCLN_D TY_DRP
G19	PLDVDD08_PLLETH_G PU
G20	PLVSS_PLLETH_GPU
G21	PLVDD_PLLETH_GPU
G22	Vss
G23	Vss
G24	V _{SS}
G25	PCIE_REFCLKP0
G26	PCIE_REFCLKN0
G27	V _{SS}
G28	PCIE_TXDNL1
G29	PCIE_TXDPL1

Ball Num.	External Pin Name
H1	DSI_DPDATA0
H2	DSI_DNDATA0
НЗ	V _{SS}
H4	Vss
H5	Vss
H6	DSI_VDD0P8
H7	DSI_VDD0P8
H8	DSI_VDD18
H9	V _{SS}
H10	PLVSS_PLLVDO_DSI
H11	Vss
H12	Vss
H13	Vss
H14	PLVDD_PLLDDR0
H15	V _{SS}
H16	Vss
H17	PLVDD_PLLCLN_DTY_ DRP
H18	PLVSS_PLLCLN_DTY_ DRP
H19	V _{SS}
H20	Vss
H21	V _{SS}
H22	V _{SS}
H23	PCIE_VCC18AL01
H24	PCIE_VCC18AL01
H25	Vss
H26	Vss
H27	PCIE_RXDNL1
H28	PCIE_RXDPL1
H29	Vss

Table 2.1-1 Ball Numbers and External Pin Names (3/8)

Ball Num.	External Pin Name
J1	Vss
J2	CSI1_DATA2P
J3	CSI1_DATA2N
J4	Vss
J5	Vss
J6	V _{SS}
J7	Vss
J8	Vss
J9	VDD08_DDR
J10	Vss
J11	VDD08_DDR
J12	V _{SS}
J13	VDD08_DDR
J14	Vss
J15	VDD08_DDR
J16	V _{SS}
J17	VDD08_DDR
J18	Vss
J19	VDD08_DDR
J20	Vss
J21	VDD33_PRE18_OTHER S
J22	VDD33_OTHERS
J23	Vss
J24	PCIE_VCC18ACMN
J25	PCIE_VCC18ACMN
J26	ET0_TXCTL_TXEN
J27	V _{SS}
J28	Vss
J29	ET0_MDIO

Ball Num.	External Pin Name
K1	CSI1_DATA1P
K2	CSI1_DATA1N
K3	V _{SS}
K4	CSI1_DATA3P
K5	CSI1_DATA3N
K6	CSI1_MSVDD18
K7	CSI1_MSVDD18
K8	Vss
K9	VDD08_OTHERS
K10	VSS
K11	VDD08_OTHERS
K12	V _{SS}
K13	VDD08_OTHERS
K14	Vss
K15	VDD08_OTHERS
K16	V _{SS}
K17	VDD08_OTHERS
K18	V _{SS}
K19	VDD08_OTHERS
K20	Vss
K21	VDD08_OTHERS
K22	V _{SS}
K23	VDD1833_PRE18_ET
K24	V _{SS}
K25	ET0_RXC_RXCLK
K26	ET0_COL
K27	ET0_MDC
K28	ET0_TXER
K29	ET0_TXD2

Ball Num.	External Pin Name
L1	Vss
L2	CSI1_CLKP
L3	CSI1_CLKN
L4	Vss
L5	Vss
L6	V _{SS}
L7	V _{SS}
L8	V _{SS}
L9	VDD08_OTHERS
L10	V _{SS}
L11	VDD08_OTHERS
L12	V _{SS}
L13	VDD08_OTHERS
L14	V _{SS}
L15	VDD08_OTHERS
L16	V _{SS}
L17	VDD08_OTHERS
L18	V _{SS}
L19	VDD08_OTHERS
L20	Vss
L21	VDD08_OTHERS
L22	V _{SS}
L23	VDD1833_ET0
L24	ET0_RXCTL_RXDV
L25	ET0_TXC_TXCLK
L26	V _{SS}
L27	ET0_RXD0
L28	V _{SS}
L29	ET0_CRS

Ball Num.	External Pin Name
M1	CSI1_DATA0P
M2	CSI1_DATA0N
M3	V _{SS}
M4	Vss
M5	Vss
M6	CSI1_MSVDD0P8
M7	CSI1_MSVDD0P8
M8	Vss
M9	V _{SS}
M10	VDD08_OTHERS
M11	V _{SS}
M12	VDD08_OTHERS
M13	V _{SS}
M14	VDD08_OTHERS
M15	V _{SS}
M16	VDD08_OTHERS
M17	V _{SS}
M18	VDD08_OTHERS
M19	V _{SS}
M20	VDD08_OTHERS
M21	Vss
M22	Vss
M23	Vss
M24	ET0_TXD3
M25	ET0_TXD0
M26	ET0_TXD1
M27	ET0_PHY_INTR
M28	ET0_RXER
M29	ET0_RXD3

Table 2.1-1 Ball Numbers and External Pin Names (4/8)

Ball Num.	External Pin Name
N1	Vss
N2	CSI0_DATA3P
N3	CSI0_DATA3N
N4	Vss
N5	Vss
N6	V _{SS}
N7	Vss
N8	Vss
N9	V _{SS}
N10	VDD08_OTHERS
N11	Vss
N12	VDD08_OTHERS
N13	Vss
N14	VDD08_OTHERS
N15	Vss
N16	VDD08_OTHERS
N17	Vss
N18	VDD08_OTHERS
N19	V _{SS}
N20	VDD08_OTHERS
N21	Vss
N22	V _{SS}
N23	VDD1833_ET1
N24	Vss
N25	ET1_MDC
N26	ET1_RXCTL_RXDV
N27	ET1_TXCTL_TXEN
N28	ET0_RXD1
N29	ET0_RXD2

Ball Num.	External Pin Name
P1	CSI0_DATA2P
P2	CSI0_DATA2N
P3	V _{SS}
P4	V _{SS}
P5	Vss
P6	CSI0_MSVDD18
P7	CSI0_MSVDD18
P8	Vss
P9	VDD08_OTHERS
P10	Vss
P11	VDD08_OTHERS
P12	V _{SS}
P13	VDD08_OTHERS
P14	Vss
P15	VDD08_OTHERS
P16	V _{SS}
P17	VDD09_CA55
P18	Vss
P19	PLVDD_PLLCA55
P20	PLVSS_PLLCA55
P21	Vss
P22	V _{SS}
P23	USB20_USVDD33
P24	ET1_RXC_RXCLK
P25	ET1_TXC_TXCLK
P26	V _{SS}
P27	ET1_RXER
P28	V _{SS}
P29	ET1_MDIO

Ball Num.	External Pin Name
R1	V _{SS}
R2	CSI0_CLKP
R3	CSI0_CLKN
R4	Vss
R5	Vss
R6	V _{SS}
R7	Vss
R8	Vss
R9	VDD08_OTHERS
R10	V _{SS}
R11	VDD08_OTHERS
R12	V _{SS}
R13	VDD08_OTHERS
R14	Vss
R15	VDD08_OTHERS
R16	V _{SS}
R17	VDD09_CA55
R18	Vss
R19	PLDVDD09_PLLCA55
R20	Vss
R21	Vss
R22	USB20_USDVDD
R23	USB20_USVDD18
R24	ET1_TXD1
R25	ET1_COL
R26	ET1_TXD3
R27	ET1_CRS
R28	ET1_TXD0
R29	ET1_TXER

Ball Num.	External Pin Name
T1	CSI0_DATA0P
T2	CSI0_DATA0N
Т3	V _{SS}
T4	CSI0_DATA1P
T5	CSI0_DATA1N
T6	CSI0_MSVDD0P8
T7	CSI0_MSVDD0P8
T8	Vss
Т9	V _{SS}
T10	VDD08_OTHERS
T11	Vss
T12	VDD08_OTHERS
T13	V _{SS}
T14	VDD08_OTHERS
T15	Vss
T16	VDD09_CA55
T17	Vss
T18	VDD09_CA55
T19	V _{SS}
T20	Vss
T21	Vss
T22	USB30_USDVDD
T23	USB30_USVDD18
T24	Vss
T25	ET1_RXD1
T26	ET1_RXD3
T27	ET1_RXD0
T28	ET1_TXD2
T29	ET1_PHY_INTR

Table 2.1-1 Ball Numbers and External Pin Names (5/8)

Ball Num.	External Pin Name
U1	Vss
U2	Vss
U3	V _{SS}
U4	Vss
U5	Vss
U6	V _{SS}
U7	Vss
U8	Vss
U9	V _{SS}
U10	VDD08_OTHERS
U11	V _{SS}
U12	VDD08_OTHERS
U13	V _{SS}
U14	VDD08_OTHERS
U15	V _{SS}
U16	VDD09_CA55
U17	V _{SS}
U18	VDD09_CA55
U19	V _{SS}
U20	V _{SS}
U21	USB30_USVPH
U22	V _{SS}
U23	USB30_USVDD33
U24	V _{SS}
U25	V _{SS}
U26	V _{SS}
U27	V _{SS}
U28	V _{SS}
U29	ET1_RXD2

Ball Num.	External Pin Name
V1	ANI205
V2	ANI200
V3	ANI202
V4	ANI203
V5	ANI201
V6	V _{SS}
V7	Vss
V8	Vss
V9	VDD08_OTHERS
V10	VDD08_OTHERS
V11	VDD08_OTHERS
V12	V _{SS}
V13	VDD09_CA55
V14	Vss
V15	VDD09_CA55
V16	V _{SS}
V17	VDD09_CA55
V18	OTPVDD18
V19	V _{SS}
V20	Vss
V21	USB30_USVPTX
V22	VDD1833_SD0
V23	VDD1833_PRE18_SD
V24	USB20_OTGID
V25	USB20_VUBUSIN
V26	USB20_TXRTUNE
V27	USB20_DM
V28	USB20_DP
V29	Vss

Ball Num.	External Pin Name
W1	ANI204
W2	ANI206
W3	ANI207
W4	ADC2_ADAVSS18
W5	ADC2_ADAVDD18
W6	V _{SS}
W7	Vss
W8	VDD08_OTHERS
W9	VDD08_OTHERS
W10	VDD08_OTHERS
W11	VDD08_OTHERS
W12	V _{SS}
W13	VDD09_CA55
W14	Vss
W15	VDD09_CA55
W16	V _{SS}
W17	VDD09_CA55
W18	VDD08_AWO
W19	PLVDD_PLLCM33
W20	Vss
W21	Vss
W22	VDD1833_SD1
W23	Vss
W24	Vss
W25	V _{SS}
W26	Vss
W27	Vss
W28	USB30_TX0M
W29	USB30_TX0P

Ball Num.	External Pin Name
Y1	ADC2_ADAVSS18
Y2	ADC2_ADAVSS18
Y3	ADC2_ADAVSS18
Y4	ADC2_ADAVDD18
Y5	Vss
Y6	VDD08_OTHERS
Y7	VDD08_OTHERS
Y8	VDD08_OTHERS
Y9	VDD08_OTHERS
Y10	Vss
Y11	VDD08_AWO
Y12	VDD08_AWO
Y13	VDD08_AWO
Y14	VDD08_AWO
Y15	VDD08_AWO
Y16	VDD08_AWO
Y17	VDD08_AWO
Y18	VDD08_AWO
Y19	PLVSS_PLLCM33
Y20	PLDVDD08_PLLCM33
Y21	Vss
Y22	VDD1833_SD2
Y23	VDD1833_PRE18_SD2
Y24	NC
Y25	USB30_TXRTUNE
Y26	USB3_USRESREF
Y27	USB30_RX0M
Y28	USB30_RX0P
Y29	Vss

Table 2.1-1 Ball Numbers and External Pin Names (6/8)

Ball Num.	External Pin Name
AA1	ANI100
AA2	ANI102
AA3	ANI101
AA4	ANI107
AA5	Vss
AA6	VDD08_OTHERS
AA7	VDD08_OTHERS
AA8	VDD08_OTHERS
AA9	V _{SS}
AA10	TS1AVDD18
AA11	VDD1833_AWO
AA12	VDD1833_OTHERS_A
AA13	VDD1833_OTHERS_B
AA14	VDD1833_OTHERS_C
AA15	VDD1833_OTHERS_D
AA16	VDD1833_XSPI
AA17	Vss
AA18	TS0AVDD18
AA19	TS0DVDD08A
AA20	VDD1218_I3C
AA21	VDD18_PWC
AA22	VDD1833_JTAG
AA23	VDD18_AWO
AA24	V _{SS}
AA25	Vss
AA26	Vss
AA27	V _{SS}
AA28	USB30_DM
AA29	USB30_DP

Ball Num.	External Pin Name
AB1	ANI106
AB2	ANI103
AB3	ANI104
AB4	ADC1_ADAVDD18
AB5	V _{SS}
AB6	VDD08_OTHERS
AB7	VDD08_OTHERS
AB8	Vss
AB9	V _{SS}
AB10	TS1DVDD08A
AB11	V _{SS}
AB12	V _{SS}
AB13	VDD1833_PRE18_AWO
AB14	V _{SS}
AB15	V _{SS}
AB16	V _{SS}
AB17	V _{SS}
AB18	NC
AB19	V _{SS}
AB20	V _{SS}
AB21	V _{SS}
AB22	VDD1833_PRE18_JTA G
AB23	SD0DAT1
AB24	SD0DAT0
AB25	SDORSTN
AB26	SD0DAT2
AB27	SD0DAT5
AB28	Vss
AB29	Vss

Ball Num.	External Pin Name
AC1	ANI105
AC2	ADC1_ADAVSS18
AC3	ADC1_ADAVSS18
AC4	ADC1_ADAVDD18
AC5	V _{SS}
AC6	V _{SS}
AC7	Vss
AC8	V _{SS}
AC9	V _{SS}
AC10	V _{SS}
AC11	P52
AC12	P67
AC13	P86
AC14	P71
AC15	P84
AC16	P92
AC17	P93
AC18	XSPI0_IO7
AC19	XSPI0_IO6
AC20	BOOTPLLCA_0
AC21	BSCANP
AC22	V _{SS}
AC23	SD0CMD
AC24	V _{SS}
AC25	SD0DAT7
AC26	Vss
AC27	SD0CLK
AC28	SD0DAT3
AC29	SD0DAT4

Ball Num.	External Pin Name
AD1	ADC1_ADAVSS18
AD2	ADC0_ADAVSS18
AD3	ADC0_ADAVSS18
AD4	ADC1_ADAVSS18
AD5	P06
AD6	P04
AD7	P12
AD8	P42
AD9	P46
AD10	P51
AD11	P53
AD12	P62
AD13	P80
AD14	P70
AD15	P82
AD16	PA3
AD17	PA1
AD18	XSPI0_IO2
AD19	XSPI0_CS0N
AD20	BOOTSELCPU
AD21	QRESN
AD22	MD_BOOT4
AD23	TDI
AD24	SD0DAT6
AD25	SD1DAT2
AD26	SD1CMD
AD27	SD1CLK
AD28	SD1DAT0
AD29	Vss

Table 2.1-1 Ball Numbers and External Pin Names (7/8)

Ball Num.	External Pin Name
AE1	ANI000
AE2	ANI002
AE3	ANI005
AE4	ADC0_ADAVDD18
AE5	P01
AE6	P05
AE7	Vss
AE8	P47
AE9	P43
AE10	P50
AE11	V _{SS}
AE12	P66
AE13	P75
AE14	P74
AE15	V _{SS}
AE16	PA0
AE17	P91
AE18	XSPI0_IO4
AE19	V _{SS}
AE20	BOOTPLLCA_1
AE21	QBYPASS
AE22	NMI
AE23	TDO
AE24	TCK_SWCLK
AE25	PB0
AE26	SD1DAT1
AE27	SD1DAT3
AE28	V _{SS}
AE29	QXTAL

Ball Num.	External Pin Name
AF1	ANI001
AF2	ANI007
AF3	ANI006
AF4	ADC0_ADAVDD18
AF5	P00
AF6	P14
AF7	P10
AF8	P45
AF9	P35
AF10	P64
AF11	P65
AF12	P61
AF13	P85
AF14	P77
AF15	PA7
AF16	PA2
AF17	P96
AF18	XSPI0_RESET0N
AF19	XSPI0_DS
AF20	MD_BOOT1
AF21	NC
AF22	MD_BOOT3
AF23	PWEN2
AF24	V _{SS}
AF25	PB4
AF26	V _{SS}
AF27	PB5
AF28	V _{SS}
AF29	QEXTAL

Ball Num.	External Pin Name
AG1	ANI004
AG2	ANI003
AG3	ADC0_ADAVSS18
AG4	WDTUDFCM
AG5	Vss
AG6	P13
AG7	P36
AG8	P34
AG9	V _{SS}
AG10	P54
AG11	P55
AG12	P56
AG13	Vss
AG14	P76
AG15	PA6
AG16	P97
AG17	Vss
AG18	XSPI0_IO1
AG19	XSPI0_IO3
AG20	MD_BOOT2
AG21	MD_BOOT0
AG22	V _{SS}
AG23	PWEN0
AG24	TMS_SWDIO
AG25	PB1
AG26	PB2
AG27	PB3
AG28	V _{SS}
AG29	RTXOUT

Ball Num.	External Pin Name					
AH1	ADC0_ADAVSS18					
AH2	ADC0_ADAVSS18					
АН3	WDTUDFCA					
AH4	P07					
AH5	Vss					
AH6	P15					
AH7	P30					
AH8	P37					
AH9	P32					
AH10	P33					
AH11	P60					
AH12	P63					
AH13	P72					
AH14	P81					
AH15	PA5					
AH16	PA4					
AH17	P90					
AH18	XSPI0_RSTO0N					
AH19	XSPI0_CKN					
AH20	XSPI0_IO0					
AH21	P21					
AH22	NC					
AH23	PWEN1					
AH24	TRSTN					
AH25	V _{SS}					
AH26	V _{SS}					
AH27	Vss					
AH28	V _{SS}					
AH29	RTXIN					

Table 2.1-1 Ball Numbers and External Pin Names (8/8)

Ball Num.	External Pin Name						
AJ1	Vss						
AJ2	SCIF_TXD						
AJ3	SCIF_RXD						
AJ4	P02						
AJ5	P03						
AJ6	P11						
AJ7	P31						
AJ8	P44						
AJ9	P41						
AJ10	P40						
AJ11	P57						
AJ12	P87						
AJ13	P83						
AJ14	P73						
AJ15	P94						
AJ16	P95						
AJ17	XSPI0_INT0N						
AJ18	XSPI0_ECS0N						
AJ19	XSPI0_CKP						
AJ20	XSPI0_IO5						
AJ21	P20						
AJ22	MD_CLKS						
AJ23	QRESN_SEL						
AJ24	Vss						
AJ25	EMXTAL						
AJ26	EMEXTAL						
AJ27	AUDIO_XTAL						
AJ28	AUDIO_EXTAL						
AJ29	Vss						

Note: NC pins should be open.

2.2 External Pins

2.2.1 List of External Pins

Table 2.2-1 List of External Pins (1/12)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
QXTAL	Output	1.8	VDD18_AWO	Hi-Z	1.8-V OSC	Open for CLKIN into QEXTAL or always in use for the crystal resonator
QEXTAL	Input	1.8	VDD18_AWO	_	1.8-V OSC	Always in use
EMXTAL	Output	1.8	VDD18_AWO	Hi-Z	1.8-V OSC	Open
EMEXTAL	Input	1.8	VDD18_AWO	_	1.8-V OSC	V _{SS}
RTXOUT	Output	1.8	VDD18_AWO	Hi-Z	1.8-V OSC	Open
RTXIN	Input	1.8	VDD18_AWO	_	1.8-V OSC	Vss
AUDIO_XTAL	Output	1.8	VDD18_AWO	Hi-Z	1.8-V OSC	Open
AUDIO_EXTAL	Input	1.8	VDD18_AWO	_	1.8-V OSC	V _{SS}
BOOTSELCPU	Input	1.8	VDD18_PWC	Pull down*2	1.8-V I/O	Always in use
BOOTPLLCA_1	Input	1.8	VDD18_PWC	Pull up*2	1.8-V I/O	Always in use
BOOTPLLCA_0	Input	1.8	VDD18_PWC	Pull down*2	1.8-V I/O	Always in use
MD_BOOT4	Input	1.8	VDD18_PWC	Pull down*2	1.8-V I/O	Always in use
MD_BOOT3	Input	1.8	VDD18_PWC	Pull down*2	1.8-V I/O	Always in use
MD_BOOT2	Input	1.8	VDD18_PWC	Pull up*2	1.8-V I/O	Always in use
MD_BOOT1	Input	1.8	VDD18_PWC	Pull up*2	1.8-V I/O	Always in use
MD_BOOT0	Input	1.8	VDD18_PWC	Pull down*2	1.8-V I/O	Always in use
MD_CLKS	Input	1.8	VDD18_PWC	Pull up*2	1.8-V I/O	Open
QRESN	Input	1.8	VDD18_PWC	_	1.8-V I/O	Always in use
NMI	Input	1.8	VDD18_PWC	_	1.8-V I/O	Pull down
QBYPASS	Input	1.8	VDD18_PWC	Pull down*2	1.8-V I/O	Open
BSCANP	Input	1.8	VDD18_PWC	Pull down*2	1.8-V I/O	Open
QRESNSEL	Input	1.8	VDD18_PWC	_	1.8-V I/O	Pull down
PWEN0	Output	1.8	VDD18_PWC	Low	1.8-V I/O	Open
PWEN1	Output	1.8	VDD18_PWC	Low	1.8-V I/O	Open
PWEN2	Output	1.8	VDD18_PWC	Low	1.8-V I/O	Open
TMS_SWDIO	Input / Output	1.8/3.3	VDD1833_JTAG	Hi-Z	3.3/1.8-V switching I/O (type 1)	Pull up
TCK_SWCLK	Input	1.8/3.3	VDD1833_JTAG	_	3.3/1.8-V switching I/O (type 1)	Pull up or pull down
TDO	Output	1.8/3.3	VDD1833_JTAG	Hi-Z*3	3.3/1.8-V switching I/O (type 1)	Open
TDI	Input	1.8/3.3	VDD1833_JTAG	_	3.3/1.8-V switching I/O (type 1)	Pull up or pull down
TRSTN	Input	1.8/3.3	VDD1833_JTAG	_	3.3/1.8-V switching I/O (type 1)	Pull down
VDD1833_JTAG	_	1.8/3.3	_	_	_	Open*6
VDD1833_PRE18_JTAG		1.8			_	Open*6
WDTUDFCM	Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 1)	Open
WDTUDFCA	Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 1)	Open
SCIF_RXD	Input	1.8/3.3	VDD1833_AWO	_	3.3/1.8-V switching I/O (type 1)	Pull up

Table 2.2-1 List of External Pins (2/12)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
SCIF_TXD	Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 1)	Open
ANIn00 to ANIn07 (n = 0 to 2)	Input	1.8	ADCn_ADAVDD18 (n = 0 to 2)	_	ADC I/O	Open
ADCn_ADAVDD18 (n = 0 to 2)	_	1.8	_	_	_	Always in use
ADCn_ADAVSS18 (n = 0 to 2)	_	_	_	_	_	Always in use
KSPI0_CKP	Output	1.8/3.3	VDD1833_XSPI	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
KSPI0_CKN	Output	1.8/3.3	VDD1833_XSPI	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
KSPI0_CS0N	Output	1.8/3.3	VDD1833_XSPI	Hi-Z	3.3/1.8-V switching I/O (type 1)	Open
KSPI0_DS	Input / Output	1.8/3.3	VDD1833_XSPI	Hi-Z	3.3/1.8-V switching I/O (type 3)	Pull up or pull down
XSPI0_IO0 to 7	Input / Output	1.8/3.3	VDD1833_XSPI	Hi-Z	3.3/1.8-V switching I/O (type 3)	Pull up or pull down
KSPI0_RESET0N	Output	1.8/3.3	VDD1833_XSPI	Hi-Z	3.3/1.8-V switching I/O (type 1)	Open
KSPI0_RSTO0N	Input	1.8/3.3	VDD1833_XSPI	_	3.3/1.8-V switching I/O (type 1)	Pull down
XSPI0_INT0N	Input	1.8/3.3	VDD1833_XSPI	_	3.3/1.8-V switching I/O (type 1)	Pull down
XSPI0_ECS0N	Input	1.8/3.3	VDD1833_XSPI	_	3.3/1.8-V switching I/O (type 1)	Pull down
VDD1833_XSPI	_	1.8/3.3	_	_	_	Open*6
SD0CLK	Output	1.8/3.3	VDD1833_SD0	Low	3.3/1.8-V switching I/O (type 3)	Open
SD0CMD	Input / Output	1.8/3.3	VDD1833_SD0	Hi-Z	3.3/1.8-V switching I/O (type 3)	Pull up or pull down
SD0DAT0 to 7	Input / Output	1.8/3.3	VDD1833_SD0	Hi-Z	3.3/1.8-V switching I/O (type 3)	Pull up or pull down
SDORSTN	Output	1.8/3.3	VDD1833_SD0	Low	3.3/1.8-V switching I/O (type 3)	Open
VDD1833_SD0	_	1.8/3.3	_	_	_	Open*6
/DD1833_PRE18_SD	_	1.8	_	_	_	Open*6
SD1CLK	Output	1.8/3.3	VDD1833_SD1	Low	3.3/1.8-V switching I/O (type 3)	Open
SD1CMD	Input / Output	1.8/3.3	VDD1833_SD1	Hi-Z	3.3/1.8-V switching I/O (type 3)	Pull up or pull down
SD1DAT0 to 3	Input / Output	1.8/3.3	VDD1833_SD1	Hi-Z	3.3/1.8-V switching I/O (type 3)	Pull up or pull down
VDD1833_SD1	_	1.8/3.3	_	_	_	Open*6
VDD1833_SD2	_	1.8/3.3	_	_	_	Open
VDD1833_PRE18_SD2	_	1.8	_	_	_	Open
USB20_DP	Input / Output	3.3	USB20_USVDD33	Low	USB2 PHY	Open
USB20_DM	Input / Output	3.3	USB20_USVDD33	Low	USB2 PHY	Open

Table 2.2-1 List of External Pins (3/12)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
USB20_OTGID	Input	1.8	USB20_USVDD18	Hi-Z	USB2 PHY	Open
JSB20_VUBUSIN*11	Input	3.3*4	USB20_USVDD33	Hi-Z	USB2 PHY	Open
JSB20_OTGEXICEN	Output	3.3	VDD33_OTHERS	High	3.3-V I/O	Open
JSB20_TXRTUNE	_	_	_	_	USB2 PHY	Open
JSB20_USVDD33	_	3.3	_	_	_	Vss
JSB20_USVDD18	_	1.8	_	_	_	V _{SS}
JSB20_USDVDD*10	_	0.8	_	_	_	V _{SS}
JSB30_DP	Input / Output	3.3	USB30_USVDD33	Low	USB2 PHY	Open
JSB30_DM	Input / Output	3.3	USB30_USVDD33	Low	USB2 PHY	Open
JSB30_RX0M	Input	0.8	USB30_USVPTX	_	USB3 PHY	Open
JSB30_RX0P	Input	0.8	USB30_USVPTX	_	USB3 PHY	Open
JSB30_TX0M	Output	0.8	USB30_USVPTX	Hi-Z	USB3 PHY	Open
JSB30_TX0P	Output	0.8	USB30_USVPTX	Hi-Z	USB3 PHY	Open
JSB3_USRESREF	_	_	_	_	USB3 PHY	Open
JSB30_TXRTUNE	_	_	_	_	USB2 PHY	Open
JSB30_USVPH	_	1.8	_	_	_	V _{SS}
JSB30_USVPTX	_	0.8	_	_	_	Vss
JSB30_USVDD33	_	3.3	_	_	_	Vss
JSB30_USVDD18	_	1.8	_	_	_	Vss
JSB30_USDVDD*10	_	0.8	_	_	_	V _{SS}
PCIE_TXDPL0	Output	1.8	PCIE VCC18AL01	Hi-Z	PCIE PHY	Open*9
PCIE_TXDNL0	Output	1.8	PCIE_VCC18AL01		PCIE PHY	Open*9
PCIE_TXDPL1	Output	1.8	PCIE_VCC18AL01		PCIE PHY	Open*9
PCIE_TXDNL1	Output	1.8	PCIE_VCC18AL01		PCIE PHY	Open*9
PCIE_RXDPL0	Input	1.8	PCIE_VCC18AL01		PCIE PHY	Open
PCIE_RXDNL0	Input	1.8	PCIE_VCC18AL01		PCIE PHY	Open
	*					·
PCIE_RXDPL1	Input	1.8	PCIE_VCC18AL01		PCIE PHY	Open
PCIE_RXDNL1	Input	1.8	PCIE_VCC18AL01		PCIE PHY	Open
PCIE_REFCLKP0	Input	1.8	PCIE_VCC18AL01		PCIE PHY	Open
PCIE_REFCLKN0	Input	1.8	PCIE_VCC18AL01		PCIE PHY	Open
PCIE0_RSTOUTB	Output	3.3	VDD33_OTHERS	High	3.3-V I/O	Open
PCIE_VCC18ACMN	_	1.8	_	_	_	V _{SS}
PCIE_VCC18AL01	_	1.8	_		_	Vss
PCIE_VCC08AL01	_	0.8	_	_	_	Vss
ETO_MDIO	Input / Output	1.8/3.3	VDD1833_ET0	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
ET0_MDC	Output	1.8/3.3	VDD1833_ET0	Low	3.3/1.8-V switching I/O (type 3)	Open
ET0_RXCTL_RXDV	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_TXCTL_TXEN	Output	1.8/3.3	VDD1833_ET0	Low	3.3/1.8-V switching I/O (type 3)	Open
ET0_TXER	Output	1.8/3.3	VDD1833_ET0	Low	3.3/1.8-V switching I/O (type 3)	Open
ET0_RXER	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_RXC_RXCLK	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_TXC_TXCLK	Input / Output	1.8/3.3	VDD1833_ET0	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open

Table 2.2-1 List of External Pins (4/12)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
ETO_CRS	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ETO_COL	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ETO_TXD0	Output	1.8/3.3	VDD1833_ET0	Low	3.3/1.8-V switching I/O (type 3)	Open
ETO_TXD1	Output	1.8/3.3	VDD1833_ET0	Low	3.3/1.8-V switching I/O (type 3)	Open
ETO_TXD2	Output	1.8/3.3	VDD1833_ET0	Low	3.3/1.8-V switching I/O (type 3)	Open
ETO_TXD3	Output	1.8/3.3	VDD1833_ET0	Low	3.3/1.8-V switching I/O (type 3)	Open
ET0_RXD0	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_RXD1	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_RXD2	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_RXD3	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET0_PHYINTR	Input	1.8/3.3	VDD1833_ET0	_	3.3/1.8-V switching I/O (type 3)	Pull down
/DD1833_ET0	_	1.8/3.3	_	_	_	Open*6
/DD1833_PRE18_ET	_	1.8	_	_	_	Open*6
T1_MDIO	Input / Output	1.8/3.3	VDD1833_ET1	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
ET1_MDC	Output	1.8/3.3	VDD1833_ET1	Low	3.3/1.8-V switching I/O (type 3)	Open
ET1_RXCTL_RXDV	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_TXCTL_TXEN	Output	1.8/3.3	VDD1833_ET1	Low	3.3/1.8-V switching I/O (type 3)	Open
ET1_TXER	Output	1.8/3.3	VDD1833_ET1	Low	3.3/1.8-V switching I/O (type 3)	Open
ET1_RXER	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_RXC_RXCLK	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_TXC_TXCLK	Input / Output	1.8/3.3	VDD1833_ET1	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
ET1_CRS	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_COL	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_TXD0	Output	1.8/3.3	VDD1833_ET1	Low	3.3/1.8-V switching I/O	Open

Table 2.2-1 List of External Pins (5/12)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
ET1_TXD1	Output	1.8/3.3	VDD1833_ET1	Low	3.3/1.8-V switching I/O (type 3)	Open
ET1_TXD2	Output	1.8/3.3	VDD1833_ET1	Low	3.3/1.8-V switching I/O (type 3)	Open
ET1_TXD3	Output	1.8/3.3	VDD1833_ET1	Low	3.3/1.8-V switching I/O (type 3)	Open
ET1_RXD0	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_RXD1	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_RXD2	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_RXD3	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
ET1_PHYINTR	Input	1.8/3.3	VDD1833_ET1	_	3.3/1.8-V switching I/O (type 3)	Pull down
VDD1833_ET1	_	1.8/3.3	_	_	_	Open*6
DSI_DPCLK	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
DSI_DNCLK	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
DSI_DPDATA0	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
OSI_DNDATA0	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
DSI_DPDATA1	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
DSI_DNDATA1	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
DSI_DPDATA2	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
DSI_DNDATA2	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
DSI_DPDATA3	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
DSI_DNDATA3	Output	1.2*1	DSI_VDD12	Low	DSI PHY	Open
DSI_VREG0P4V	_	_	_	_	_	Open
DSI_VDD0P8	_	0.8	_	_	_	Always in use
DSI_VDD18	_	1.8	_	_	_	Open
DSI_VDD12	_	1.2	_	_	_	Open
CSI0_CLKP	Input	1.8* ¹	CSI0_MSVDD18	_	CSI PHY	Open
CSI0_CLKN	Input	1.8*1	CSI0_MSVDD18	_	CSI PHY	Open
CSI0_DATA0P	Input	1.8* ¹	CSI0_MSVDD18	_	CSI PHY	Open
CSI0_DATA0N	Input	1.8* ¹	CSI0_MSVDD18		CSI PHY	Open
CSI0_DATA1P	Input	1.8*1	CSI0_MSVDD18	_	CSI PHY	Open
CSI0_DATA1N	Input	1.8* ¹	CSI0_MSVDD18	_	CSI PHY	Open
CSI0_DATA2P	Input	1.8* ¹	CSI0_MSVDD18	_	CSI PHY	Open
CSI0_DATA2N	Input	1.8* ¹	CSI0_MSVDD18	_	CSI PHY	Open
CSI0_DATA3P	Input	1.8* ¹	CSI0_MSVDD18	_	CSI PHY	Open
CSI0_DATA3N	Input	1.8*1	CSI0_MSVDD18	_	CSI PHY	Open
CSI0_MSVDD18	_	1.8	_	_	_	Open
CSI0_MSVDD0P8	_	0.8	_	_	_	Always in use
CSI1_CLKP	Input	1.8*1	CSI1_MSVDD18	_	CSI PHY	Open
CSI1_CLKN	Input	1.8* ¹	CSI1_MSVDD18	_	CSI PHY	Open
CSI1_DATA0P	Input	1.8* ¹	CSI1_MSVDD18	_	CSI PHY	Open
CSI1_DATA0N	Input	1.8*1	CSI1_MSVDD18		CSI PHY	Open
CSI1_DATA1P	Input	1.8* ¹	CSI1_MSVDD18	_	CSI PHY	Open
CSI1_DATA1N	Input	1.8* ¹	CSI1_MSVDD18	_	CSI PHY	Open
CSI1_DATA2P	Input	1.8*1	CSI1_MSVDD18	_	CSI PHY	Open

Table 2.2-1 List of External Pins (6/12)

Table 2.2-1	List of External Pins (6/12)					
Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
CSI1_DATA2N	Input	1.8*1	CSI1_MSVDD18	_	CSI PHY	Open
CSI1_DATA3P	Input	1.8*1	CSI1_MSVDD18	_	CSI PHY	Open
CSI1_DATA3N	Input	1.8*1	CSI1_MSVDD18	_	CSI PHY	Open
CSI1_MSVDD18	_	1.8	_	_	_	Open
CSI1_MSVDD0P8	3 —	0.8	_	_	_	Always in use
DDR0_DQA0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA1	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA2	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA3	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA4	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA5	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA6	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA7	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DMIA0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQSAT0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQSAC0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA8	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA9	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA10	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA11	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0 DQA12	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA13	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA14	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQA15	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DMIA1	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQSAT1	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQSAC1	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB1	Input / Output	0.6/1.1	DDR0 VDDQLP	Low	DDR PHY	Open
DDR0_DQB2	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB3	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB4	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB5	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB6	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB7	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DMIB0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQSBT0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQSBC0	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB8	Input / Output	0.6/1.1	DDR0 VDDQLP	Low	DDR PHY	Open
DDR0_DQB9	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB10	Input / Output	0.6/1.1	DDR0_VDDQLP		DDR PHY	Open
DDR0_DQB10 DDR0_DQB11	Input / Output		DDR0_VDDQLP	Low	DDR PHY	
DDR0_DQB11 DDR0_DQB12	Input / Output	0.6/1.1		Low	DDR PHY	Open
_	•	0.6/1.1	DDR0_VDDQLP	Low		Open
DDR0_DQB13	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB14	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQB15	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DMIB1	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQSBT1	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_DQSBC1	Input / Output	0.6/1.1	DDR0_VDDQLP	Low	DDR PHY	Open
DDR0_CKEA0	Input / Output	1.1	DDR0_VDDQ	Low	DDR PHY	Open
DDR0_CKEA1	Input / Output	1.1	DDR0_VDDQ	Low	DDR PHY	Open
DDR0_CAA0	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open

Table 2.2-1 List of External Pins (7/12)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
DDR0_CAA1	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CKAT	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CKAC	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CSA0	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CSA1	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAA2	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAA3	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAA4	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAA5	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CKEB0	Input / Output	1.1	DDR0_VDDQ	Low	DDR PHY	Open
DDR0_CKEB1	Input / Output	1.1	DDR0_VDDQ	Low	DDR PHY	Open
DDR0_CAB0	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAB1	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CKBT	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CKBC	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CSB0	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CSB1	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAB2	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAB3	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAB4	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_CAB5	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_RESETN	Output	1.1	DDR0_VDDQ	Low	DDR PHY	Open
DDR0_DTEST	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_ATEST	Input / Output	0.6/1.1	DDR0_VDDQLP	Hi-Z	DDR PHY	Open
DDR0_ZN	_	_	_	_	DDR PHY	Open
DDR0_VDDQ	_	1.1	_	_	_	V _{SS}
DDR0 VDDQLP*6	_	0.6/1.1	_	_	_	Vss
DDR0_VAA	_	1.8	_	_	_	Vss
200	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V	Open
					switching I/O (type 2)	
P01	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O	Open
P02	Input / Output	1 0/2 2	\/DD1933_A\//O	⊔i 7	(type 2)	Open
U <u>L</u>	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P03	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O	Open
204	least 10 to 1	4.0/0.0	VDD4000 A14/0	11: 7	(type 2)	0
204	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P05	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O	Open
206	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	(type 2) 3.3/1.8-V	Open
					switching I/O (type 2)	
207	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P10	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P11	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open

Table 2.2-1 List of External Pins (8/12)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
P12	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P13	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P14	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P15	Input / Output	1.8/3.3	VDD1833_AWO	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P20	Input / Output	1.2/1.8	VDD1218_I3C	Hi-Z	1.8/1.2-V switching I/O	Open
P21	Input / Output	1.2/1.8	VDD1218_I3C	Hi-Z	1.8/1.2-V switching I/O	Open
230	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P31	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P32	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
233	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
234	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P35	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P36	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P37	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P40	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P41	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P42	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P43	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P44	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P45	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P46	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P47	Input / Output	1.8/3.3	VDD1833_OTHER S_A	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P50	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open

Table 2.2-1 List of External Pins (9/12)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
51	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
52	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
753	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P54	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
² 55	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
256	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P57	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
2 60	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P61	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P62	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P63	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P64	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P65	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
2 66	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P67	Input / Output	1.8/3.3	VDD1833_OTHER S_B	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
770	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P71	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
772	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
773	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
74	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
75	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
76	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
777	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open

Table 2.2-1 List of External Pins (10/12)

nable 2.2-1	List of External Filis (10/12)	Voltage	1/0 D	1.20.134.	VO T	B'- 04 4 - 1
Pin Name	Input / Output	(V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
P80	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P81	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P82	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P83	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P84	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P85	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P86	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P87	Input / Output	1.8/3.3	VDD1833_OTHER S_C	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
2 90	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
91	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
P92	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
P93	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P94	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P95	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P96	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
P97	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
PA0	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
PA1	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
PA2	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
PA3	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
PA4	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
PA5	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
PA6	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open

Table 2.2-1 List of External Pins (11/12)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
PA7	Input / Output	1.8/3.3	VDD1833_OTHER S_D	Hi-Z	3.3/1.8-V switching I/O (type 2)	Open
PB0	Input / Output	1.8/3.3	VDD1833_SD2	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
PB1	Input / Output	1.8/3.3	VDD1833_SD2	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
PB2	Input / Output	1.8/3.3	VDD1833_SD2	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
PB3	Input / Output	1.8/3.3	VDD1833_SD2	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
PB4	Input / Output	1.8/3.3	VDD1833_SD2	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
PB5	Input / Output	1.8/3.3	VDD1833_SD2	Hi-Z	3.3/1.8-V switching I/O (type 3)	Open
SOAVDD18	_	1.8	_	_	_	Always in use
TS0DVDD08A	_	0.8	_	_	_	Always in use
TS1AVDD18	_	1.8	_	_	_	Always in use
S1DVDD08A	_	0.8	_	_	_	Always in use
OTPVDD18	_	1.8	_	_	_	Always in use
PLVDD_PLLCM33	_	1.8	_	_	_	Always in use
PLVSS_PLLCM33	_	_	_	_	_	Always in use
PLVDD_PLLCLN_DTY_DRP	_	1.8	_	_	_	Always in use
PLVSS_PLLCLN_DTY_DRP	_	_	_	_	_	Always in use
PLVDD_PLLCA55	_	1.8	_	_	_	Always in use
PLVSS_PLLCA55	_	_	_	_	_	Always in use
PLVDD_PLLVDO_DSI	_	1.8	_	_	_	Always in use
PLVSS_PLLVDO_DSI	_	_	_	_	_	Always in use
PLVDD_PLLDDR0	_	1.8	_	_	_	Always in use
PLVSS_PLLDDR0	_	_	_	_	_	Always in use
PLVDD_PLLETH_GPU	_	1.8	_	_	_	Always in use
PLVSS_PLLETH_GPU	_	_	_	_	_	Always in use
PLDVDD08_PLLCM33	_	0.8	_	_	_	Always in use
PLDVDD08_PLLCLN_DTY_DRP	_	0.8	_	_	_	Always in use
PLDVDD09_PLLCA55	_	0.8/0.9*5	_	_	_	Always in use
PLDVDD08_PLLVDO_DSI	_	0.8	_	_	_	Always in use
PLDVDD08_PLLDDR0	_	0.8	_	_	_	Always in use
PLDVDD08_PLLETH_GPU	_	0.8	_	_	_	Always in use
/DD09_CA55	_	0.8/0.9*5	_	_	_	Always in use
/DD08_AWO	_	0.8	_	_	_	Always in use
/DD08_DDR	_	0.8	_	_	_	Always in use
/DD18_AWO	_	1.8	_	_	_	Always in use
/DD1833_AWO	_	1.8/3.3	_	_	_	Open*6
DD1833_PRE18_AWO	_	1.8	_	_	_	Always in use
/DD33_OTHERS	_	3.3	_	_	_	Open*6
/DD33_PRE18_OTHERS	_	1.8	_	_	_	Open*6
/DD08_OTHERS	_	0.8	_	_	_	Always in use
/DD1833_OTHERS_A	_	1.8/3.3	_	_	_	Open*6
/DD1833_OTHERS_B	_	1.8/3.3	_	_	_	Open*6
/DD1833_OTHERS_C	_	1.8/3.3	_	_	_	Open*6
/DD1833_OTHERS_D	_	1.8/3.3	_	_	_	Open*6

Table 2.2-1 List of External Pins (12/12)

Pin Name	Input / Output	Voltage (V)	I/O Power Group	Initial Value*7	I/O Type	Pin State when not in Use
VDD1218_I3C	_	1.2/1.8	_	_	_	Open*6
VDD18_PWC	_	1.8	_	_	_	Always in use
V _{SS}	_	_	_	_	_	Always in use

- Note 1. This voltage is the IO buffer voltage. The amplitude is different between LP (low power) mode and HS (high speed) mode. For details, refer to the MIPI Alliance Specification for D-PHY Version 1.2.
- Note 2. Pull-up or pull-down resistors are integrated in the IO buffers. For the resistance values, refer to the DC characteristics in **Section 3 Electrical Characteristics.**
- Note 3. This pin is compliant with the JTAG specification.
- Note 4. See Figure 2.3-1 for how to connect the USBVBUS.
- Note 5. VDD09_CA55 and PLDVDD09_PLLCA55 should be at the same voltage.
- Note 6. When these power supplies are open, the corresponding signal pins should be open. When supplying power, follow the instructions in the table.
- Note 7. The initial value indicates the status during a reset (QRESN = 0) and immediately after release from the reset state (QRESN = 1).
- Note 8. When using these pins at 1.1 V, DDRx_VDDQLP should be connected to DDRx_VDDQ. (x = 0)
- Note 9. All unconnected lanes must be terminated during compliance test.
- Note 10. Connect an external resistor (6.2kΩ). For details, refer to the RZ/V2N Group PCB Design Guidelines.
- Note 11. A load switch or similar component should be added so that voltage is applied to the USB20_VUBUSIN pin after power is supplied for USB20.

2.2.2 List of Multiplexed Functional Pins

For details on pin functions, reter to RZ/V2N Group User's Manual: Hardware.

Table 2.2-2 List of Multiplexed Functional Pins (1/8)

		•		` '					
		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
P00	GPIO/TINT_	_	PDMDAT00	_	_	_	_	_	_
	GP00	_	GTETRGA	GTETRGE	_	_	IRQ0	_	_
P01	GPIO/TINT_	_	PDMCLK00	_	_	_	_	_	_
	GP01	_	GTETRGB	GTETRGF	_	_	IRQ1	_	_
P02	GPIO/TINT_	_	PDMDAT01	_	_	_	_	_	_
	GP02	_	GTETRGC	GTETRGG	_	_	IRQ2	DACK0	DREQ0
P03	GPIO/TINT_	_	PDMCLK01	_	_	_	_	_	_
	GP03	_	GTETRGD	GTETRGH	_	_	IRQ3	TEND0	DREQ0
P04	GPIO/TINT_ GP04	_	PDMDAT02	SSLA0	SSLB2	ADC0_ADTR G	ADC1_ADTR G	ADC2_ADTR G	SSI3_SDAT A
		SPDIF1_OU T	TOC20	TIC20	GTETRGE	_	IRQ8	_	XSPI0_WP0 N
P05	GPIO/TINT_ GP05	_	PDMCLK02	SSLA1	SSLC2	ADC0_ADTR G	TOC31	TIC31	SSI4_SCK
		SPDIF1_IN	TOC21	TIC21	GTETRGF	ADC1_ADTR G	IRQ9	DACK0	XSPI0_ECS1
P06	GPIO/TINT_	_	SDA8	_	_	_	_	_	_
	GP06	_	_	_	_	_	IRQ12	_	_
P07	GPIO/TINT_	_	SCL8	_	_	_	_	_	_
	GP07	_	_	_	_	_	IRQ13	_	_
P10	GPIO/TINT_ GP10	_	PDMDAT10	_	_	_	_	_	AUDIO_CLK B
		_	TOC00	TIC00	GTETRGA	_	IRQ4	DACK0	XSPI0_CS1 N
P11	GPIO/TINT_ GP11	_	PDMCLK10	_	_	_	_	_	AUDIO_CLK C
		_	TOC01	TIC01	GTETRGB	_	IRQ5	_	XSPI0_RES ET1N
P12	GPIO/TINT_	_	PDMDAT11	_	_	_	_	_	SSI3_SCK
	GP12	SPDIF0_OU T	TOC10	TIC10	GTETRGC	_	IRQ6	_	XSPI0_RST O1N
P13	GPIO/TINT_	_	PDMCLK11	_	_	_	_	_	SSI3_WS
	GP13	SPDIF0_IN	TOC11	TIC11	GTETRGD	_	IRQ7	TEND0	XSPI0_INT1 N
P14	GPIO/TINT_ GP14	_	PDMDAT12	SSLA2	SSLB3	ADC0_ADTR G	TOC20	TIC20	SSI4_WS
		SPDIF2_OU T	TOC30	TIC30	GTETRGG	ADC2_ADTR G	IRQ10	TEND0	XSPI0_WP1

Table 2.2-2 List of Multiplexed Functional Pins (2/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
P15	GPIO/TINT_ GP15	_	PDMCLK12	SSLA3	SSLC3	ADC0_ADTR G	ADC1_ADTR G	ADC2_ADTR G	SSI4_SDAT A
		SPDIF2_IN	TOC31	TIC31	GTETRGH	_	IRQ11	TEND0	DREQ0
P20	GPIO/TINT_	_	SDA30	_	_	SDA2	_	_	_
	GP20	_	GTETRGC	GTETRGG	_	_	IRQ14	DACK3	DREQ1
P21	GPIO/TINT_	_	SCL30	_	_	SCL2	_	_	_
	GP21	_	GTETRGD	GTETRGH	_	_	IRQ15	TEND3	DREQ2
P30	GPIO/TINT_	_	SDA0	_	_	_	_	_	_
	GP30	_	GTIOC4A	GTIOC4AN	GTIOC12A	GTIOC12AN	IRQ0	DACK1	_
P31	GPIO/TINT_	_	SCL0	_	_	_	_	_	_
	GP31	_	GTIOC4B	GTIOC4BN	GTIOC12B	GTIOC12BN	IRQ1	TEND1	_
P32	GPIO/TINT_	_	SDA1	_	_	_	_	_	_
	GP32	_	GTIOC5A	GTIOC5AN	GTIOC13A	GTIOC13AN	IRQ2	DACK2	_
P33	GPIO/TINT_	_	SCL1	_	_	_	_	_	_
	GP33	_	GTIOC5B	GTIOC5BN	GTIOC13B	GTIOC13BN	IRQ3	TEND2	_
P34	GPIO/TINT_ GP34	_	SDA2	TXD3_MOSI 3_SDA3	_	_	SSLA0	SSLB0	_
		_	GTIOC6A	GTIOC6AN	GTIOC14A	GTIOC14AN	IRQ4	DACK3	_
P35	GPIO/TINT_ GP35	_	SCL2	RXD3_MISO 3_SCL3	_	_	SSLA1	SSLC0	_
		_	GTIOC6B	GTIOC6BN	GTIOC14B	GTIOC14BN	IRQ5	TEND3	_
P36	GPIO/TINT_	_	SDA3	SCK3	DE3	CTS3N	SSLA2	SSLB1	_
	GP36	_	GTIOC7A	GTIOC7AN	GTIOC15A	GTIOC15AN	IRQ6	DACK4	_
P37	GPIO/TINT_ GP37	_	SCL3	SS3_CTS3N _RTS3N	DE3	_	SSLA3	SSLC1	_
		_	GTIOC7B	GTIOC7BN	GTIOC15B	GTIOC15BN	IRQ7	TEND4	_
P40	GPIO/TINT_ GP40	_	SDA4	TXD4_MOSI 4_SDA4	_	_	CTXDP4	_	SSI0_SCK
		_	GTIOC0A	GTIOC0AN	_	_	IRQ8	DACK1	DREQ3
P41	GPIO/TINT_ GP41	_	SCL4	RXD4_MISO 4_SCL4	_	_	CRXDP4	_	SSI0_WS
		_	GTIOC0B	GTIOC0BN	_	_	IRQ9	TEND1	DREQ4

Table 2.2-2 List of Multiplexed Functional Pins (3/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
P42	GPIO/TINT_ GP42	_	SDA5	SCK4	DE4	CTS4N	CTX4	_	SSI0_SDAT A
		_	GTIOC1A	GTIOC1AN	_	_	IRQ10	_	USB20_VBU SEN
P43	GPIO/TINT_ GP43	_	SCL5	SS4_CTS4N _RTS4N	DE4	_	CRX4	_	SSI9_SDAT A
		_	GTIOC1B	GTIOC1BN	_	_	IRQ11	_	USB20_OVR CURN
P44	GPIO/TINT_ GP44	_	SDA6	TXD5_MOSI 5_SDA5	_	_	CTXDP5		SSI1_SCK
		_	GTIOC2A	GTIOC2AN	_	_	IRQ12	DACK4	DREQ1
P45	GPIO/TINT_ GP45	_	SCL6	RXD5_MISO 5_SCL5	_	_	CRXDP5	_	SSI1_WS
		_	GTIOC2B	GTIOC2BN	_	_	IRQ13	TEND4	DREQ2
P46	GPIO/TINT_ GP46	_	SDA7	SCK5	DE5	CTS5N	CTX5	_	SSI1_SDAT A
		_	GTIOC3A	GTIOC3AN	_	_	IRQ14	DACK2	DREQ3
P47	GPIO/TINT_ GP47	_	SCL7	SS5_CTS5N _RTS5N	DE5	_	CRX5	_	SSI2_SDAT A
		_	GTIOC3B	GTIOC3BN	_	_	IRQ15	TEND2	DREQ4
P50	GPIO/TINT_ GP50	_	TXD0_MOSI 0_SDA0	_	_	_	_	_	_
		_	_	_	GTIOC8A	GTIOC8AN	IRQ0	_	_
P51	GPIO/TINT_ GP51	_	RXD0_MISO 0_SCL0	_	_	_	_	-	_
		_	_	_	GTIOC8B	GTIOC8BN	IRQ1	_	_
P52	GPIO/TINT_ GP52	_	TXD1_MOSI 1_SDA1	SCK0	DE0	CTS0N	_	_	_
		_	_	_	GTIOC10A	GTIOC10AN	IRQ4	_	_
P53	GPIO/TINT_ GP53	_	RXD1_MISO 1_SCL1	SS0_CTS0N _RTS0N	DE0	_	_	_	_
			_		GTIOC10B	GTIOC10BN	IRQ5		
P54	GPIO/TINT_ GP54		TXD2_MOSI 2_SDA2					_	_
		_	_	_	GTIOC12A	GTIOC12AN	IRQ8	_	_

Table 2.2-2 List of Multiplexed Functional Pins (4/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
P55	GPIO/TINT_ GP55	_	RXD2_MISO 2_SCL2	_	_	_	_	_	_
		_	_	_	GTIOC12B	GTIOC12BN	IRQ9	_	_
P56	GPIO/TINT_ GP56	_	TXD3_MOSI 3_SDA3	SCK2	DE2	CTS2N	_	_	_
		_	GTETRGA	GTETRGE	GTIOC14A	GTIOC14AN	IRQ12	_	_
P57	GPIO/TINT_ GP57	_	RXD3_MISO 3_SCL3	SS2_CTS2N _RTS2N	DE2	_	_	_	_
		_	GTETRGB	GTETRGF	GTIOC14B	GTIOC14BN	IRQ13	_	_
P60	GPIO/TINT_ GP60	_	SCK0	DE0	CTS0N	SDA4	_	TXD2_MOSI 2_SDA2	AUDIO_CLK B
		SPDIF0_OU T	GTETRGA	GTETRGE	GTIOC9A	GTIOC9AN	IRQ2	USB30_VBU SEN	USB20_VBU SEN
P61	GPIO/TINT_ GP61	_	SS0_CTS0N _RTS0N	DE0	_	SCL4	_	RXD2_MISO 2_SCL2	AUDIO_CLK OUT
		SPDIF0_IN	GTETRGB	GTETRGF	GTIOC9B	GTIOC9BN	IRQ3	USB30_OVR CURN	USB20_OVR CURN
P62	GPIO/TINT_ GP62	_	SCK1	DE1	CTS1N	SDA5	_	TXD3_MOSI 3_SDA3	AUDIO_CLK C
		SPDIF1_OU T	GTETRGG	GTETRGC	GTIOC11A	GTIOC11AN	IRQ6	_	USB20_VBU SEN
P63	GPIO/TINT_ GP63	_	SS1_CTS1N _RTS1N	DE1	_	SCL5	_	RXD3_MISO 3_SCL3	AUDIO_CLK OUT
		SPDIF1_IN	GTETRGH	GTETRGD	GTIOC11B	GTIOC11BN	IRQ7	_	USB20_OVR CURN
P64	GPIO/TINT_ GP64	_	SCK2	DE2	CTS2N	SDA6	_	TXD6_MOSI 6_SDA6	AUDIO_CLK B
		SPDIF2_OU T	GTETRGE	GTETRGA	GTIOC13A	GTIOC13AN	IRQ10	USB20_VBU SEN	USB30_VBU SEN
P65	GPIO/TINT_ GP65	_	SS2_CTS2N _RTS2N	DE2	_	SCL6	_	RXD6_MISO 6_SCL6	AUDIO_CLK C
		SPDIF2_IN	GTETRGF	GTETRGB	GTIOC13B	GTIOC13BN	IRQ11	USB20_OVR CURN	USB30_OVR CURN
P66	GPIO/TINT_ GP66	_	SCK3	DE3	CTS3N	SDA7	_	TXD7_MOSI 7_SDA7	SSI6_SCK
		_	GTETRGC	GTETRGG	GTIOC15A	GTIOC15AN	IRQ14	_	USB30_VBU SEN

Table 2.2-2 List of Multiplexed Functional Pins (5/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
P67	GPIO/TINT_ GP67	_	SS3_CTS3N _RTS3N	DE3	_	SCL7	_	RXD7_MISO 7_SCL7	SSI6_WS
		_	GTETRGD	GTETRGH	GTIOC15B	GTIOC15BN	IRQ15	_	USB30_OVR CURN
P70	GPIO/TINT_ GP70	_	TXD4_MOSI 4_SDA4	_	_	_	CTXDP0	_	SSI6_SDAT A
		AUDIO_CLK B	GTIOC0A	GTIOC0AN	_	_	IRQ0	DACK1	_
P71	GPIO/TINT_ GP71	_	RXD4_MISO 4_SCL4	_	_	_	CRXDP0	_	SSI5_SCK
		AUDIO_CLK C	GTIOC0B	GTIOC0BN	_	_	IRQ1	TEND1	_
P72	GPIO/TINT_ GP72	_	TXD5_MOSI 5_SDA5	_	_	_	CTXDP1	_	SSI5_SDAT A
		SPDIF1_OU T	GTIOC2A	GTIOC2AN	_	_	IRQ4	DACK3	_
P73	GPIO/TINT_ GP73	_	RXD5_MISO 5_SCL5	_	_	_	CRXDP1	_	SSI7_SCK
		SPDIF1_IN	GTIOC2B	GTIOC2BN	_	_	IRQ5	TEND3	_
P74	GPIO/TINT_ GP74	_	TXD6_MOSI 6_SDA6	_	_	_	CTXDP2	_	SSI3_SCK
		_	GTIOC4A	GTIOC4AN	_	_	IRQ8	DACK3	DREQ1
P75	GPIO/TINT_ GP75	_	RXD6_MISO 6_SCL6	_	_	_	CRXDP2	_	SSI3_WS
		_	GTIOC4B	GTIOC4BN	_	_	IRQ9	TEND3	DREQ2
P76	GPIO/TINT_ GP76	_	TXD7_MOSI 7_SDA7	_	_	_	CTXDP3	_	SSI5_SCK
		SSI6_SCK	GTIOC6A	GTIOC6AN	_	_	IRQ12	DACK1	DREQ3
P77	GPIO/TINT_ GP77	_	RXD7_MISO 7_SCL7	_	_	_	CRXDP3	_	SSI5_WS
		SSI6_WS	GTIOC6B	GTIOC6BN	_	_	IRQ13	TEND1	DREQ4
P80	GPIO/TINT_ GP80	_	SCK4	DE4	CTS4N	_	CTX0	TXD8_MOSI 8_SDA8	SSI5_WS
		SPDIF0_OU T	GTIOC1A	GTIOC1AN	_	_	IRQ2	DACK2	_

Table 2.2-2 List of Multiplexed Functional Pins (6/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
P81	GPIO/TINT_ GP81	_	SS4_CTS4N _RTS4N	DE4	_	_	CRX0	RXD8_MISO 8_SCL8	SSI8_SDAT A
		SPDIF0_IN	GTIOC1B	GTIOC1BN	_	_	IRQ3	TEND2	_
P82	GPIO/TINT_ GP82	_	SCK5	DE5	CTS5N	_	CTX1	TXD9_MOSI 9_SDA9	SSI7_WS
		SPDIF2_OU T	GTIOC3A	GTIOC3AN	_	_	IRQ6	DACK4	_
P83	GPIO/TINT_ GP83	_	SS5_CTS5N _RTS5N	DE5	_	_	CRX1	RXD9_MISO 9_SCL9	SSI7_SDAT A
		SPDIF2_IN	GTIOC3B	GTIOC3BN	_	_	IRQ7	TEND4	_
P84	GPIO/TINT_ GP84	_	SCK6	DE6	CTS6N	_	CTX2	TXD4_MOSI 4_SDA4	SSI3_SDAT A
		_	GTIOC5A	GTIOC5AN	_	_	IRQ10	USB30_VBU SEN	USB20_VBU SEN
P85	GPIO/TINT_ GP85	_	SS6_CTS6N _RTS6N	DE6	_	_	CRX2	RXD4_MISO 4_SCL4	SSI4_SDAT A
			GTIOC5B	GTIOC5BN	_	_	IRQ11	USB30_OVR CURN	USB20_OVR CURN
P86	GPIO/TINT_ GP86	_	SCK7	DE7	CTS7N	_	CTX3	TXD5_MOSI 5_SDA5	SSI5_SDAT A
		_	GTIOC7A	GTIOC7AN	_	_	IRQ14	_	USB30_VBU SEN
P87	GPIO/TINT_ GP87	_	SS7_CTS7N _RTS7N	DE7	_	_	CRX3	RXD5_MISO 5_SCL5	SSI6_SDAT A
		_	GTIOC7B	GTIOC7BN	_	_	IRQ15	_	USB30_OVR CURN
P90	GPIO/TINT_ GP90	_	MOSIA	TXD6_MOSI 6_SDA6	_	_	_	_	_
		_	_	_	_	_	IRQ0	_	_
P91	GPIO/TINT_ GP91	_	MISOA	RXD6_MISO 6_SCL6	_	_	_	_	_
		_	_	_	_	_	IRQ1	_	_
P92	GPIO/TINT_ GP92		RSPCKA	SCK6	DE6	CTS6N		TXD0_MOSI 0_SDA0	_
		_				_	IRQ2		
P93	GPIO/TINT_ GP93		SSLA0	SS6_CTS6N _RTS6N	DE6	_	_	RXD0_MISO 0_SCL0	AUDIO_CLK B
		_	_	_	_	_	IRQ3	SD1WP	SD0WP

Table 2.2-2 List of Multiplexed Functional Pins (7/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
P94	GPIO/TINT_ GP94	_	SSLA1	TXD7_MOSI 7_SDA7	_	_	_	_	AUDIO_CLK C
		SPDIF0_OU T	GTIOC8A	GTIOC8AN	GTIOC4A	GTIOC4AN	IRQ4	SD1CD	SD0CD
P95	GPIO/TINT_ GP95	_	SSLA2	RXD7_MISO 7_SCL7	_	_	_	_	SSI0_SCK
		SPDIF0_IN	GTIOC8B	GTIOC8BN	GTIOC4B	GTIOC4BN	IRQ5	USB20_VBU SEN	USB30_VBU SEN
P96	GPIO/TINT_ GP96	_	SSLA3	SCK7	DE7	CTS7N	_	TXD1_MOSI 1_SDA1	SSI0_WS
		AUDIO_CLK OUT	GTIOC9A	GTIOC9AN	GTIOC5A	GTIOC5AN	IRQ6	USB20_OVR CURN	USB30_OVR CURN
P97	GPIO/TINT_ GP97	_	ADC0_ADTR G	SS7_CTS7N _RTS7N	DE7	ADC1_ADTR G	ADC2_ADTR G	RXD1_MISO 1_SCL1	SSIO_SDAT A
		AUDIO_CLK OUT	GTIOC9B	GTIOC9BN	GTIOC5B	GTIOC5BN	IRQ7	_	_
PA0	GPIO/TINT_ GPA0	_	SD0IOVS	_	ADC0_ADTR G	ADC1_ADTR G	ADC2_ADTR G	_	_
		_	_	_	_	_	IRQ8	SD1WP	SD2WP
PA1	GPIO/TINT_ GPA1	_	SD0PWEN	_	ADC0_ADTR G	ADC1_ADTR G	ADC2_ADTR G	_	_
		_	_	_	_	_	IRQ9	SD1CD	SD2CD
PA2	GPIO/TINT_	_	SD1IOVS	_	_	_	_	_	_
	GPA2	_	_	_	_	_	IRQ10	_	SD2WP
PA3	GPIO/TINT_	_	SD1PWEN	_	_	_	_	_	_
	GPA3	_	_	_	_	_	IRQ11	_	SD2CD
PA4	GPIO/TINT_ GPA4	_	SD2IOVS	SS8_CTS8N _RTS8N	DE8	SSLB0	SSLC3	_	AUDIO_CLK OUT
		SPDIF1_OU T	GTIOC10A	GTIOC10AN	GTIOC6A	GTIOC6AN	IRQ12	DACK1	SD0WP
PA5	GPIO/TINT_	-	SD2PWEN	CTS8N	DE8	SSLB1	SSLC2	_	SSI9_WS
	GPA5	SPDIF1_IN	GTIOC10B	GTIOC10BN	GTIOC6B	GTIOC6BN	IRQ13	TEND1	SD0CD
PA6	GPIO/TINT_ GPA6	-	SD2WP	CTS9N	DE9	SSLB2	SSLC1	_	SSI9_SDAT A
		SPDIF2_OU T	GTIOC11A	GTIOC11AN	GTIOC7A	GTIOC7AN	IRQ14	DACK3	SD1WP
PA7	GPIO/TINT_ GPA7	_	SD2CD	SS9_CTS9N _RTS9N	DE9	SSLB3	SSLC0	_	SSI9_SCK
		SPDIF2_IN	GTIOC11B	GTIOC11BN	GTIOC7B	GTIOC7BN	IRQ15	TEND3	SD1CD
PB0	GPIO/TINT_	-	SD2CLK	SCK8	DE8	RSPCKB	_	_	SSI1_SCK
	GPB0	-	_	_	_	_	IRQ0	USB30_VBU SEN	_

Table 2.2-2 List of Multiplexed Functional Pins (8/8)

		Func0	Func1	Func2	Func3	Func4	Func5	Func6	Func7
Pin Name	GPIO	Func8	Func9	Func10	Func11	Func12	Func13	Func14	Func15
PB1	GPIO/TINT_ GPB1	_	SD2DAT0	TXD8_MOSI 8_SDA8	_	MOSIB	_	_	SSI1_WS
		_	_	_	_	_	IRQ1	USB30_OVR CURN	_
PB2	GPIO/TINT_ GPB2	_	SD2DAT1	RXD8_MISO 8_SCL8	_	MISOB	_	_	SSI1_SDAT A
		_	_	_	_	_	IRQ2	TEND4	DREQ2
PB3	GPIO/TINT_ GPB3	_	SD2DAT2	RXD9_MISO 9_SCL9	_	_	MISOC	_	SSI2_SCK
		_	_	_	_	_	IRQ3	DACK4	DREQ1
PB4	GPIO/TINT_ GPB4	_	SD2DAT3	TXD9_MOSI 9_SDA9	_	_	MOSIC	_	SSI2_WS
		_	_	_	_	_	IRQ4	DACK2	DREQ3
PB5	GPIO/TINT_ GPB5	_	SD2CMD	SCK9	DE9		RSPCKC	_	SSI2_SDAT A
		_	_	_	_	_	IRQ5	TEND2	DREQ4

Note: —: Reserved functions

2.3 Pin Functions of Functional Blocks

Table 2.3-1 List of Pin Functions (1/7)

Classification	Pin Name	I/O	Function
Clock	QXTAL	Out	24-MHz main clocks. These pins are to connect a 24-MHz crystal
	QEXTAL	In	oscillator. When an external clock signal is used, the QXTAL pin should be open.
	EMXTAL	Out	Reserved pins.
	EMEXTAL	In	The EMXTAL pin should be open. The EMEXTAL pin should be connected to V _{ss} .
	RTXOUT	Out	32.768-kHz real-time clocks. These pins are to connect a 32.768-
	RTXIN	In	kHz crystal oscillator. When an external clock signal is used, the RTXOUT pin should be open.
	AUDIO_XTAL	Out	4- to 48-MHz audio clocks. These pins are to connect a crystal
	AUDIO_EXTAL	ln	oscillator. When an external clock signal is used, the clock frequency is allowed 50-MHz max. and the Audio_XTAL pin should be open.
	AUDIO_CLKB	In	Max. 50-MHz audio clock B
	AUDIO_CLKC	ln	Max. 50-MHz audio clock C
	AUDIO_CLKOUT	Out	Max. 25-MHz audio clock out
Boot mode control	BOOTSELCPU	In	Select the cold boot CPU. Low: CM33, High: CA55
	BOOTPLLCA_1	In	Input the CA55 frequency at the CA55 cold boot.
	BOOTPLLCA_0	In	BOOTPLLCA_[1:0] = [Low:Low]:1.1 GHz BOOTPLLCA_[1:0] = [Low:High]: 1.5 GHz*1 BOOTPLLCA_[1:0] = [High:Low]: 1.6 GHz*1 BOOTPLLCA_[1:0] = [High:High]: 1.7 GHz*1
			Note 1. Enabled when VDD09_CA55 is at 0.9 V.
	MD_BOOT4	In	Select the boot mode [4] (reserved) Fix the pin to the low level.
	MD_BOOT3	In	Select the operation mode [3] Low: Normal mode, High: Debug mode
	MD_BOOT2	In	Select the boot device IO voltage Low: 3.3 V, High: 1.8 V
			Note: Enabled in boot mode 1 and boot mode 2 only
	MD_BOOT1	ln	Input the boot mode select signal.
	MD_BOOT0	In	MD_BOOT[1:0] = [Low:Low]: eSD*1 (boot mode 0) MD_BOOT[1:0] = [Low:High]: eMMC*1 (boot mode 1) MD_BOOT[1:0] = [High:Low]: xSPI (boot mode 2) MD_BOOT[1:0] = [High:High]: SCIF download (boot mode 3)
			Note 1. Enable CA55 cold boot only
	MD_CLKS	In	Select SSCG OFF or ON Low: OFF, High: ON
System controller	QRESN	In	Input the reset signal. The reset state is entered when this signal goes low.
	QBYPASS	In	Select Main CLK oscillation mode Low: Crystal, High: External clock
	BSCANP	In	Select boundary scan mode Low: Not selected, High: Selected
Interrupt	NMI	In	Input interrupt trigger signal to all CPUs
	IRQ0 to 15	ln	Input the external interrupt request signals
	TINT0 to 31	In	Input the external interrupt request signals

Table 2.3-1 List of Pin Functions (2/7)

Classification	Pin Name	I/O	Function
Power controller	QRESNSEL	In	Select the internal reset signal to be generated Low: Generated by the PWC
			High: Generated by the QRESN
	PWEN0	Out	Power enable for 1.8-V power supply to OTP and ADC (active high)*2
	PWEN1	Out	Power enable for 1.8-V power supply to MIPI DSI and MIPI CSI-2 (active high)*2
	PWEN2	Out	Power enable for 1.2-V power supply to MIPI DSI (active high)*2
Debugger interface	TMS_SWDIO	I/O	Test mode select pin. Functions as the SWDIO pin in serial wire debug (SWD) mode.
	TCK_SWCLK	In	Test clock pin. Functions as the SWCLK pin in serial wire debug (SWD) mode.
	TDO	Out	Test data output pin.
	TDI	In	Test data input pin.
	TRSTN	In	Test reset pin.
Direct memory access	DREQ0 to 4	In	Input DMAC request signal from the external device
controller (DMAC)	DACK0 to 4	Out	Output the acknowledge signal which indicates acceptance of DMAC request to the external device
	TEND0 to 4	Out	Output DMAC end signal
Watchdog timer (WDT)	WDTUDFCM	Out	Output the CM33_WDT underflow error signal with active low. This pin sets Nch open drain mode. (Register setting is possible.
	WDTUDFCA	Out	Output the CA55_WDT underflow error signal with active low. This pin sets Nch open drain mode. (Register setting is possible.
SCIF download	SCIF_RXD	In	UART receive pin for SCIF
interface	SCIF_TXD	Out	UART transfer pin for SCIF
12-bit A/D converter	ANIn00 to ANIn07	In	Input the ADC signals (n = 0 to 2)
interface	ADCn_ADTRG	In	Input the ADC trigger signal (n = 0 to 2)
Expanded serial	XSPI0_CKP	Out	Clock output pins. CKP and CKN waves have opposite phase.
peripheral interface	XSPI0_CKN	Out	
(xSPI)	XSPI0_DS	I/O	Read data strobe / Write data mask
	XSPI0_IO0 to 7	I/O	Input/output data 0 to data 7
	XSPI0_CS0N	Out	Output the chip select signal for the channel 0. Low: Selected, High: Not selected
	XSPI0_RESET0N	Out	Output the reset status signal for the channel 0. Low: reset status
	XSPI0_RSTO0N	ln	Input the reset status signal from the channel 0
	XSPI0_INT0N	In	Input the interrupt signal from the channel 0
	XSPI0_ECS0N	In	Input the error correction status from the channel 0
	XSPI0_WP0N	Out	Output the write-protection signal for the channel 0
	XSPI0_CS1N	Out	Output the chip select signal for the channel 1 Low: Selected, High: Not selected
	XSPI0_RESET1N	Out	Output the reset status signal for the channel 1 Low: reset status
	XSPI0_RSTO1N	In	Input the reset status signal from the channel 1
	XSPI0_INT1N	In	Input the interrupt signal from the channel 1
	XSPI0_ECS1N	In	Input the error correction status from the channel 1
	XSPI0_WP1N	Out	Output the write-protection signal for the channel 1

Table 2.3-1 List of Pin Functions (3/7)

Classification	Pin Name	I/O	Function
DDR memory interface channel 0	DDRn_DQA0 to 15, DDRn_DQB0 to 15	I/O	DRAM data bits and strobes
	DDRn_DMIA0 to 1, DDRn_DMIB0 to 1	I/O	DRAM data bits and strobes
	DDRn_DQSAT0 to 1, DDRn_DQSBT0 to 1	I/O	DRAM data bits and strobes
	DDRn_DQSAC0 to 1, DDRn_DQSBC0 to 1	I/O	DRAM data bits and strobes
	DDRn_CKEA0 to 1, DDRn_CKEB0 to 1	I/O	DRAM address bits and command bits
	DDRn_CAA0 to 5, DDRn_CAB0 to 5	I/O	DRAM address bits and command bits
	DDRn_CSA0 to 1, DDRn_CSB0 to 1	I/O	DRAM address bits and command bits
	DDRn_CKAT, DDRn_CKBT	I/O	DRAM address bits and command bits
	DDRn_CKAC, DDRn_CKBC	I/O	DRAM address bits and command bits
	DDRn_RESETN	Out	Output DRAM reset signal
	DDRn_DTEST	I/O	Digital observation pin
	DDRn_ATEST	I/O	Voltage reference for receivers and analog test point for debug
	DDRn_ZN	_	Connect calibration external reference resistor (120Ω ± 1%)
SD/eMMC interface	SD0CLK	Out	Output the clock signal to external SD/eMMC device
	SD0CMD	I/O	Input/output the command code from/to external SD/eMMC device
	SD0DAT0 to 7	I/O	Input/output data 0 to data 7
	SD0RSTN	Out	Output the reset signal to external eMMC device
	SD0WP	In	Input the write-protection signal from external SD device
	SD0CD	In	Input the card-detect signal from external SD slot
	SD0PWEN	Out	Output the power-enable signal to power supply IC for SD device Low: Disabled, High: Enabled
	SDOIOVS	Out	Output the IO voltage level signal to SD device Low: 3.3 V, High: 1.8 V
SD interface	SD1CLK, SD2CLK	Out	Output the clock signals to external SD device
	SD1CMD, SD2CMD	Out	Input/output the command code from/to external SD device
	SD1DAT0 to 3, SD2DAT0 to 3	I/O	Input/output data 0 to data 3
	SD1WP, SD2WP	In	Input the write-protection signals from external SD device
	SD1CD, SD2CD	In	Input the card-detect signals from external SD slot
	SD1PWEN, SD2PWEN	Out	Output the power-enable signals to the power supply IC for SD device
	00.410.40.05.5151.5	•	Low: Disabled, High: Enabled
	SD1IOVS, SD2IOVS	Out	Output the IO voltage level signals to SD device Low: 3.3 V, High: 1.8 V

Table 2.3-1 List of Pin Functions (4/7)

Classification	Pin Name	I/O	Function
USB2.0 channel 0	USB20_DP	I/O	USB2.0 D+ signal
	USB20_DM	I/O	USB2.0 D- signal
	USB20_OTGID	ln	Input OTG ID (pulled up by the internal resistor) Low: Host, High: Peripheral
	LICEGO VALELICINI	ln.	
	USB20_VUBUSIN	In Out	Input USB VBUS detect signal*1
	USB20_OTGEXICEN	Out	OTG power supply IC control pin
	USB20_VBUSEN	Out	VBUS control signal (active high)
	USB20_OVRCURN	In .	Overcurrent detection (active low)
	USB20_TXRTUNE	ln	USB transmitter tune pin. This analog signal connects to an external resistor (200 Ω ±1%) that adjusts the USB PHY's high-speed source impedance.
USB3.2 channel 0	USB30_DP	I/O	USB2.0 D+ signals
	USB30_DM	I/O	USB2.0 D- signals
	USB30_RX0M	In	USB3.2 super-speed plus differential receive pair (negative)
	USB30_RX0P	In	USB3.2 super-speed plus differential receive pair (positive)
	USB30_TX0M	Out	USB3.2 super-speed plus differential transfer pair (negative)
	USB30_TX0P	Out	USB3.2 super-speed plus differential transfer pair (positive)
	USB30_VBUSEN	Out	VBUS control signals (active high)
	USB30_OVRCURN	In	Overcurrent detection (active low)
	USB3_USRESREF	_	USB3 reference resistor with 200 Ω (1%, 100 ppm/°C) to V_{SS}
	USB30_TXRTUNE	_	USB transmitter tune pin. This analog signal connects to an external resistor (200 Ω ±1%) that adjusts the USB PHY's high-speed source impedance.
PCIe Gen3	PCIE_TXDPL0	Out	PCIe TX data (positive) of Lane 0
	PCIE_TXDNL0	Out	PCIe TX data (negative) of Lane 0
	PCIE_TXDPL1	Out	PCIe TX data (positive) of Lane 1
	PCIE_TXDNL1	Out	PCIe TX data (negative) of Lane 1
	PCIE_RXDPL0	In	PCIe RX data (positive) of Lane 0
	PCIE_RXDNL0	In	PCIe RX data (negative) of Lane 0
	PCIE_RXDPL1	In	PCIe RX data (positive) of Lane 1
	PCIE_RXDNL1	In	PCIe RX data (negative) of Lane 1
	PCIE_REFCLKP0	In	Differential reference clock (positive)
	PCIE_REFCLKN0	In	Differential reference clock (negative)
	PCIE0_RSTOUTB	Out	Output the reset signal

Table 2.3-1 List of Pin Functions (5/7)

	of Pin Functions (5/7)		
Classification	Pin Name	I/O	Function
Gb Ethernet channel 0, 1	ET0_MDIO, ET1_MDIO	I/O	Management data I/O
	ET0_MDC, ET1_MDC	Out	Management data clocks
	ET0_RXCTL_RXDV, ET1_RXCTL_RXDV	In	RX control/data valid
	ET0_TXCTL_TXEN, ET1_TXCTL_TXEN	Out	TX control/data enable
	ET0_TXER, ET1_TXER	Out	TX data error (MII mode)
	ET0_RXER, ET1_RXER	In	RX data error (MII mode)
	ET0_RXC_RXCLK, ET1_RXC_RXCLK	In	RX clocks
	ET0_TXC_TXCLK, ET1_TXC_TXCLK	I/O	TX clocks
	ET0_CRS, ET1_CRS	In	Carrier sense (MII mode)
	ET0_COL, ET1_COL	In	Collision detection (MII mode)
	ET0_TXD0, ET1_TXD0	Out	TX data 0
	ET0_TXD1, ET1_TXD1	Out	TX data 1
	ET0_TXD2, ET1_TXD2	Out	TX data 2
	ET0_TXD3, ET1_TXD3	Out	TX data 3
	ET0_RXD0, ET1_RXD0	In	RX data 0
	ET0_RXD1, ET1_RXD1	In	RX data 1
	ET0_RXD2, ET1_RXD2	In	RX data 2
	ET0_RXD3, ET1_RXD3	In	RX data 3
	ET0_PHYINTR, ET1_PHYINTR	In	PHY interrupt signals
MIPI DSII	DSI_DPCLK	Out	Output clocks (positive)
	DSI_DNCLK	Out	Output clocks (negative)
	DSI_DPDATA0 to 3	Out	TX data 0 to TX data 3 (positive)
	DSI_DNDATA0 to 3	Out	TX data 0 to TX data 3 (negative)
	DSI_VREG0P4V	_	Connect this pin to V _{SS} via a 2.2-nF capacitor
MIPI CSI-2 channel n	CSIn_CLKP	In	Input clocks (positive)
(n = 0 to 1)	CSIn_CLKN	In	Input clocks (negative)
	CSIn_DATA0P to CSIn_DATA3P	In	RX data 0 to RX data 3 (positive)
	CSIn_DATA0N to CSIn_DATA3N	In	RX data 0 to RX data 3 (negative)

Table 2.3-1 List of Pin Functions (6/7)

Classification	Pin Name	I/O	Function			
CANFD interface	CRXn	In	RX data 0 to RX data 5			
channel n (n = 0 to 5)	CTXn	Out	TX data 0 to TX data 5			
	CRXDPn	Out	RX data 0 to RX data 5 phase signal			
	CTXDPn	Out	TX data 0 to TX data 5 phase signal			
Serial peripheral	RSPCKx	I/O	Synchronous clock signal			
interface (RSPI) channel x	MOSIx	I/O	Data of Main-Out / Sub-In			
(x = A, B, C)	MISOx	I/O	Data of Main-In / Sub-Out			
	SSLx0 to 3	I/O*3	Chip select pins			
Serial communication interface (RSCI)	RXDn	In	Input the receive data (asynchronous mode / clock synchronous mode / simple SPI mode / smart card mode)			
channel n (n = 0 to 9)	TXDn	Out	Output the transmission data (asynchronous mode / clock synchronous mode / simple SPI mode / smart card mode)			
	SCKn	I/O	Clock pins (clock synchronous mode / simple SPI mode / smart card mode)			
	CTSnN	In	Input the start of transmission as the hardware flow control signals (asynchronous mode / clock synchronous mode)			
	RTSnN	Out	Output the reception as the hardware flow control signals (asynchronous mode / clock synchronous mode)			
	MOSIn	I/O	Data of Main-Out / Sub-In (simple SPI mode)			
	MISOn	I/O	Data of Main-In / Sub-Out (simple SPI mode)			
	SCLn	I/O	I2C clocks (simple I2C mode)			
	SDAn	I/O	I2C data (simple I2C mode)			
	SSn	In	Input chip selector (simple SPI mode)			
	DEn	Out	Output driver enable signal for half duplex (asynchronous mo			
I2C bus interface	SCLn	I/O	Clock pins with Nch open drain			
(RIIC) channel n (n = 0 to 8)	SDAn	I/O	Data pins with Nch open drain			
I3C bus interface	SCL30	I/O	Clock pin			
(I3C)	SDA30	I/O	Data pin			
General purpose timer (GPT)	GTIOC0A to 15A, GTIOC0B to 15B, GTIOC0AN to 15AN, GTIOC0BN to 15BN	I/O	Input capture for pulse width, output timer compare, and output PWM signals "nX" and "nXN" are anti-phase signals ($X = A$ or B , $n = 0$ to 15).			
	GTETRGA to GTETRGH	In	Input disable-output request signals for GPT outputs			
Compare match timer	TICn0, TICn1	In	Input capture signals			
(CMTW) channel n (n = 0 to 3)	TOCn0, TOCn1	Out	Output compare signals			
Pulse density modulation interface	PDMDAT00 to 02, PDMDAT10 to 12	In	Input PDM data			
(PDM) channel n (n = 0 to 6)	PDMCLK00 to 02, PDMCLK10 to 12	Out	Output PDM sampling clocks			
Serial sound interface	SSIn_SDATA	I/O	Serial sound data (TDM supported) (n = 0 to 9)*4			
(SSIU) channel n	SSIn_SCK	I/O	Serial clock (n = 0 to 7, 9)* 4			
	SSIn_WS	I/O	Word select $(n = 0 \text{ to } 7, 9)^{*4}$			
SPDIF	SPDIFn_OUT	Out	Output SPDIF data			
channel n (n = 0 to 2)	SPDIFn_IN	In	Input SPDIF data			

Table 2.3-1 List of Pin Functions (7/7)

Classification	Pin Name	I/O	Function
I/O ports	P00 to P15	I/O	General purpose input/output pins with 3.3-V tolerance.
	P20 and P21	I/O	General purpose input/output pins included with I3C functions with 1.8-V tolerance.
	P30 to P47	I/O	General purpose input/output pins with 3.3-V tolerance.
	P50 to P57	I/O	General purpose input/output pins with 3.3-V tolerance.
	P60 to P67	I/O	General purpose input/output pins with 3.3-V tolerance.
			Selectable to use ELC function pins/groups.
	P70 to P77	I/O	General purpose input/output pins with 3.3-V tolerance.
	P80 to P87	I/O	General purpose input/output pins with 3.3-V tolerance.
			Selectable to use ELC function pins/groups.
	P90 to P92	I/O	General purpose input/output pins without 3.3-V tolerance.
	P93 to PA7	I/O	General purpose input/output pins with 3.3-V tolerance.
	PB0 to PB5	I/O	General purpose input/output pins without 3.3-V tolerance.

Note 1. Since this LSI has a resistor mounted between the USB20_VUBUSIN pin and V_{SS} , connect the pin to the USVBUS pin via a 30-k Ω (±1%) resistor. The schematic diagram is shown in **Figure 2.3-1.**

Note 2. QRESNSEL should be at the low level.

Note 3. SSLx1 to SSLx3 are output only.

Note 4. Half duplex: Ch. 0 to 9

Full duplex: Pairing ch. 0&9, 1&2, 3&4, 5&6, and 7&8




Figure 2.3-1 Connection Diagram of Resistor to USB20_VUBUSIN

Section 3 Electrical Characteristics

This section describes the electrical characteristics of this LSI.

3.1 Absolute Maximum Ratings

Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Table 3.1-1 Absolute Maximum Ratings (1/3)

Unit Name	Item	Symbol	Min.	Max.	Unit
CA55	VDD09_CA55	CA55_V _{DD09}	-0.4	1.2	V
PD_OTHERS	VDD08_OTHERS	OTHERS_V _{DD08}	-0.4	1.2	V
	VDD33_OTHERS	OTHERS_V _{DD33}	-0.4	3.8	V
	VDD33_PRE18_OTHERS	OTHERS_PRE18V _{DD33}	-0.4	2.5	V
	VDD1833_OTHERS_A	OTHERSA_V _{DD1833}	-0.4	3.8	V
	VDD1833_OTHERS_B	OTHERSB_V _{DD1833}	-0.4	3.8	V
	VDD1833_OTHERS_C	OTHERSC_V _{DD1833}	-0.4	3.8	V
	VDD1833_OTHERS_D	OTHERSD_V _{DD1833}	-0.4	3.8	V
PD_AWO	VDD08_AWO	AWO_{DD08}	-0.4	1.2	V
	VDD18_AWO	AWO_V _{DD18}	-0.4	2.5	V
	VDD1833_AWO	AWO_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_AWO	AWO_PRE18V _{DD1833}	-0.4	2.5	V
USB30	USB30_USVPH	USB30_USV _{PH}	-0.4	2.5	V
	USB30_USVPTX	USB30_USV _{PTX}	-0.4	1.2	V
	USB30_USVDD33	USB30_USV _{DD33}	-0.4	3.8	V
	USB30_USVDD18	USB30_USV _{DD18}	-0.4	2.5	V
	USB30_USDVDD	USB30_USDV _{DD}	-0.4	1.2	V
USB20	USB20_USVDD33	USB20_USV _{DD33}	-0.4	3.8	V
	USB20_USVDD18	USB20_USV _{DD18}	-0.4	2.5	V
	USB20_USDVDD	USB20_USDV _{DD}	-0.4	1.2	V
TSU0	TS0AVDD18	TS0AV _{DD18}	-0.4	2.5	V
	TS0DVDD08A	TS0DV _{DD08A}	-0.4	1.2	V
TSU1	TS1AVDD18	TS1AV _{DD18}	-0.4	2.5	V
	TS1DVDD08A	TS1DV _{DD08A}	-0.4	1.2	V
xSPI	VDD1833_XSPI	XSPI_V _{DD1833}	-0.4	3.8	V
SD0	VDD1833_SD0	SD0_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_SD	SD_PRE18V _{DD1833}	-0.4	2.5	V
SD1	VDD1833_SD1	SD1_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_SD	SD_PRE18V _{DD1833}	-0.4	2.5	V
SD2	VDD1833_SD2	SD2_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_SD2	SD2_PRE18V _{DD1833}	-0.4	2.5	V

Table 3.1-1 Absolute Maximum Ratings (2/3)

Unit Name	Item	Symbol	Min.	Max.	Uni
OTP	OTPVDD18	OTP_V _{DD18}	-0.4	2.5	V
DDR0	VDD08_DDR	DDR_V _{DD08}	-0.4	1.2	V
	DDR0_VDDQ	$DDR0_{DDQ}$	-0.4	1.5	V
	DDR0_VDDQLP	$DDR0_{V_{DDQLP}}$	-0.4	1.5	V
ODETUO	DDR0_VAA	DDR0_V _{AA}	-0.4	2.5	V
GBETH0	VDD1833_ET0	ET0_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_ET	ET0_PRE18V _{DD1833}	-0.4	2.5	V
GBETH1	VDD1833_ET1	ET1_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_ET	ET1_PRE18V _{DD1833}	-0.4	2.5	V
CRU0	CSI0_MSVDD18	CSI0_MSV _{DD18}	-0.4	2.5	V
	CSI0_MSVDD0P8	CSI0_MSV _{DD0P8}	-0.4	1.2	V
CRU1	CSI1_MSVDD18	CSI1_MSV _{DD18}	-0.4	2.5	V
	CSI1_MSVDD0P8	CSI1_MSV _{DD0P8}	-0.4	1.2	٧
DSI	DSI_VDD0P8	DSI_V _{DD0P8}	-0.4	1.2	V
	DSI_VDD12	DSI_V _{DD12}	-0.4	2.5	V
	DSI_VDD18	DSI_V _{DD18}	-0.4	2.5	V
PCIE	PCIE_VCC18ACMN	PCIE_V _{CC18ACMN}	-0.4	2.5	V
	PCIE_VCC18AL01	PCIE_V _{CC18AL01}	-0.4	2.5	V
	PCIE_VCC08AL01	PCIE_V _{CC08AL01}	-0.4	1.2	V
3C	VDD1218_I3C	I3C_V _{DD1218}	-0.4	2.5	V
ADC	ADC0_ADAVDD18	ADC0_ADAV _{DD18}	-0.4	2.5	V
	ADC1_ADAVDD18	ADC1_ADAV _{DD18}	-0.4	2.5	V
	ADC2_ADAVDD18	ADC2_ADAV _{DD18}	-0.4	2.5	٧
CPG	PLVDD_PLLCM33	PLLCM33_PLV _{DD}	-0.4	2.5	٧
	PLVDD_PLLCLN_DTY_DRP	PLLCLN_DTY_DRP_PLV _{DD}	-0.4	2.5	٧
	PLVDD_PLLCA55	PLLCA55_PLV _{DD}	-0.4	2.5	V
	PLVDD_PLLVDO_DSI	PLLVDO_DSI_PLV _{DD}	-0.4	2.5	V
	PLVDD_PLLDDR0	PLLDDR0_PLV _{DD}	-0.4	2.5	V
	PLVDD_PLLETH_GPU	PLLETH_GPU_PLV _{DD}	-0.4	2.5	V
	PLDVDD08_PLLCM33	PLLCM33_PLDV _{DD08}	-0.4	1.2	V
	PLDVDD08_PLLCLN_DTY_DRP	PLLCLN_DTY_DRP_PLDV _{DD08}	-0.4	1.2	V
	PLDVDD09_PLLCA55	PLLCA55_PLDV _{DD09}	-0.4	1.2	V
	PLDVDD08_PLLVDO_DSI	PLLVDO_DSI_PLDV _{DD08}	-0.4	1.2	V
	PLDVDD08_PLLDDR0	PLLDDR0_PLDV _{DD08}	-0.4	1.2	V
	PLDVDD08_PLLETH_GPU	PLLETH_GPU_PLDV _{DD08}	-0.4	1.2	V
CST	VDD1833_JTAG	JTAG_V _{DD1833}	-0.4	3.8	V
	VDD1833_PRE18_JTAG	JTAG_PRE18V _{DD1833}	-0.4	2.5	V
PWC	VDD18_PWC	PWC_V _{DD18}	-0.4	2.5	V
_	Input voltage (0.6-V I/O)	V _{in06}	-0.4	DDRn_V _{DDQLP} + 0.3*1	V
_	Input voltage (1.1-V I/O)	V _{in11}	-0.4	DDRn_V _{DDQ} + 0.3*1	V
_	Input voltage (1.2-V I/O)	V _{in12}	-0.4	V ₁₂ + 0.3* ²	V
	Input voltage (1.8-V I/O)	V _{in18}	-0.4	V ₁₈ + 0.3* ³	V
<u> </u>	Input voltage (1.8-V I/O (3.3-V tolerant))*4	V _{in18_tol}	-0.4	3.6	V

Table 3.1-1 Absolute Maximum Ratings (3/3)

Unit Name	Item	Symbol	Min.	Max.	Unit
_	Input voltage (3.3-V I/O)	V_{in33}	-0.4	$V_{33} + 0.3^{*5}$	V
_	Analog input voltage (ADC I/O)	V_{ain18}	0	$ADAV_{DD18}$	V
_	Junction temperature	T _j	-40	125	°C
_	Storage temperature	T _{stg}	-40	150	°C

- Note 1. n = 0, 1. The voltage to be applied must be within the absolute maximum rating (1.5 V).
- Note 2. The voltage to be applied must be within the absolute maximum rating (2.5 V). V₁₂ indicates the power supply voltage for 1.2- V I/O pins.
- Note 3. The voltage to be applied must be within the absolute maximum rating (2.5 V). V_{18} indicates the power supply voltage for 1.8-V I/O pins. When 1.8-V is used for the 3.3/1.8-V switching I/O, this specification is applied.
- Note 4. Pxx pins (with the exceptions of P2x, P90, P91, P92, and PBx)
- Note 5. The voltage to be applied must be within the absolute maximum rating (3.8 V). V_{33} indicates the power supply voltage for 3.3- V I/O pins. When 1.8-V is used for the 3.3/1.8-V switching I/O, this specification is applied.

3.2 Recommended Operating Range

Table 3.2-1 Recommended Operating Range (1/2)

Unit Name	Item	Symbol	Min.	Тур.	Max.	Unit	Note
CA55	VDD09_CA55	CA55_V _{DD09}	0.86	0.9	0.94	V	0.9 V: OD*1
			0.76	0.8	0.84	V	0.8 V: ND*1
PD_OTHERS	VDD08_OTHERS	OTHERS_V _{DD08}	0.76	0.8	0.84	V	*2
	VDD33_OTHERS	OTHERS_V _{DD33}	3.14	3.3	3.46	V	
	VDD33_PRE18_OTHERS	OTHERS_PRE18V _{DD33}	1.71	1.8	1.89	V	
	VDD1833_OTHERS_A	OTHERSA_V _{DD1833}	3.14	3.3	3.46	V	
			1.71	1.8	1.89	V	
	VDD1833_OTHERS_B	OTHERSB_V _{DD1833}	3.14	3.3	3.46	V	
			1.71	1.8	1.89	V	
	VDD1833_OTHERS_C	OTHERSC_V _{DD1833}	3.14	3.3	3.46	V	
	\(\(\text{P}\) \(\text{P}\) \(\text{P}\)	07117000 11	1.71	1.8	1.89	V	
	VDD1833_OTHERS_D	OTHERSD_V _{DD1833}	3.14	3.3	3.46 1.89	V V	
	V/DD00 AW/O	AWO W	1.71	1.8			
PD_AWO	VDD08_AWO	AWO_V _{DD08}	0.76	0.8	0.84	V	
	VDD18_AWO	AWO_V _{DD18}	1.71	1.8	1.89		
	VDD1833_AWO	AWO_V _{DD1833}	3.14 1.71	3.3 1.8	3.46 1.89	V V	
	VDD1833_PRE18_AWO	AWO_PRE18V _{DD1833}	1.71	1.8	1.89	V	
LICESO	USB30_USVPH		1.71	1.8	1.89		
USB30		USB30_USV _{PH}					
	USB30_USVPTX	USB30_USV _{PTX}	0.76	0.8	0.84		
	USB30_USVDD33	USB30_USV _{DD33}	3.14	3.3	3.46	V	
	USB30_USVDD18	USB30_USV _{DD18}	1.71	1.8	1.89	V	
	USB30_USDVDD	USB30_USDV _{DD}	0.76	0.8	0.84	V	
USB20	USB20_USVDD33	USB20_USV _{DD33}	3.14	3.3	3.46	V	
	USB20_USVDD18	USB20_USV _{DD18}	1.71	1.8	1.89	V	
	USB20_USDVDD	USB20_USDV _{DD}	0.76	0.8	0.84	V	
TSU0	TS0AVDD18	TS0AV _{DD18}	1.71	1.8	1.89	V	
	TS0DVDD08A	TS0DV _{DD08A}	0.76	0.8	0.84	V	
TSU1	TS1AVDD18	TS1AV _{DD18}	1.71	1.8	1.89	V	
	TS1DVDD08A	TS1DV _{DD08A}	0.76	0.8	0.84	V	
xSPI	VDD1833_XSPI	XSPI_V _{DD1833}	3.14	3.3	3.46	V	
			1.71	1.8	1.89	V	
SD0	VDD1833_SD0	SD0_V _{DD1833}	3.14	3.3	3.46	V	
	\(\mathbb{D}\)		1.71	1.8	1.89	V	
	VDD1833_PRE18_SD	SD_PRE18V _{DD1833}	1.71	1.8	1.89	V	
SD1	VDD1833_SD1	SD1_V _{DD1833}	3.14	3.3	3.46	V	
	VDD4000 DDE40 0D	OD DDE40V	1.71	1.8	1.89	V	
000	VDD1833_PRE18_SD	SD_PRE18V _{DD1833}	1.71	1.8	1.89	V	
SD2	VDD1833_SD2	SD2_V _{DD1833}	3.14 1.71	3.3	3.46 1.80	V V	
	VDD1833_PRE18_SD2	SD2_PRE18V _{DD1833}	1.71	1.8	1.89	V	
			1 / 1	1 8	1 89	V	

Table 3.2-1 Recommended Operating Range (2/2)

Unit Name	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DDR0	VDD08 DDR	DDR_V _{DD08}	0.76	0.8	0.84	V	*2
DDRU	DDR0_VDDQ	DDR0_V _{DDQ}	1.06	1.1	1.17		
	DDR0_VDDQLP	DDR0_V _{DDQLP}	0.57	0.6	0.65	V	0.6 V: LPDDR4X
	DDI(0_VDDQLI	DDI(O_VDDQLP	1.06	1.1	1.17	V	1.1 V: LPDDR4
	DDR0_VAA	DDR0_V _{AA}	1.71	1.8	1.89	V	
GBETH0	VDD1833_ET0	ET0_V _{DD1833}	3.14	3.3	3.46	V	
	_	_ 551000	1.71	1.8	1.89	V	
	VDD1833_PRE18_ET	ET0_PRE18V _{DD1833}	1.71	1.8	1.89	V	
GBETH1	VDD1833_ET1	ET1_V _{DD1833}	3.14	3.3	3.46	V	
			1.71	1.8	1.89	V	
	VDD1833_PRE18_ET	ET1_PRE18V _{DD1833}	1.71	1.8	1.89	V	
CRU0	CSI0_MSVDD18	CSI0_MSV _{DD18}	1.71	1.8	1.89	V	
	CSI0_MSVDD0P8	CSI0_MSV _{DD0P8}	0.76	0.8	0.84	V	
CRU1	CSI1_MSVDD18	CSI1_MSV _{DD18}	1.71	1.8	1.89	V	
	CSI1_MSVDD0P8	CSI1_MSV _{DD0P8}	0.76	8.0	0.84	V	
DSI	DSI_VDD0P8	DSI_V _{DD0P8}	0.76	0.8	0.84	V	
	DSI_VDD12	DSI_V _{DD12}	1.14	1.2	1.26	V	
	DSI_VDD18	DSI_V _{DD18}	1.71	1.8	1.89	V	
PCIE	PCIE_VCC18ACMN	PCIE_V _{CC18ACMN}	1.71	1.8	1.89	V	
	PCIE_VCC18AL01	PCIE_V _{CC18AL01}	1.71	1.8	1.89	V	
	PCIE_VCC08AL01	PCIE_V _{CC08AL01}	0.76	0.8	0.84	V	
13C	VDD1218_I3C	I3C_V _{DD1218}	1.71	1.8	1.89	V	
			1.14	1.2	1.26	V	
ADC	ADC0_ADAVDD18	ADC0_ADAV _{DD18}	1.71	1.8	1.89	V	
	ADC1_ADAVDD18	ADC1_ADAV _{DD18}	1.71	1.8	1.89	V	
	ADC2_ADAVDD18	ADC2_ADAV _{DD18}	1.71	1.8	1.89	V	
CPG	PLVDD_PLLCM33	PLLCM33_PLV _{DD}	1.71	1.8	1.89	V	
	PLVDD_PLLCLN_DTY_DRP	PLLCLN_DTY_DRP_ PLV _{DD}	1.71	1.8	1.89	V	
	PLVDD_PLLCA55	PLLCA55_PLV _{DD}	1.71	1.8	1.89	V	
	PLVDD_PLLVDO_DSI	PLLVDO_DSI_PLV _{DD}	1.71	1.8	1.89	V	
	PLVDD_PLLDDR0	PLLDDR0_PLV _{DD}	1.71	1.8	1.89	V	
	PLVDD_PLLETH_GPU	PLLETH_GPU_PLV _{DD}	1.71	1.8	1.89	V	
	PLDVDD08_PLLCM33	PLLCM33_PLDV _{DD08}	0.76	0.8	0.84	V	
	PLDVDD08_PLLCLN_DTY_DRP	PLLCLN_DTY_DRP_PLD V _{DD08}	0.76	0.8	0.84	V	
	PLDVDD09_PLLCA55	PLLCA55_PLDV _{DD09}	0.86	0.9	0.94	V	0.9 V: OD*1
			0.76	0.8	0.84	V	0.8 V: ND*1
	PLDVDD08_PLLVDO_DSI	PLLVDO_DSI_PLDV _{DD08}	0.76	0.8	0.84	V	
	PLDVDD08_PLLDDR0	PLLDDR0_PLDV _{DD08}	0.76	0.8	0.84	V	
	PLDVDD08_PLLETH_GPU	PLLETH_GPU_PLDV _{DD08}	0.76	0.8	0.84	V	
CST	VDD1833_JTAG	JTAG_V _{DD1833}	3.14	3.3	3.46	V	
			1.71	1.8	1.89	V	
	VDD1833_PRE18_JTAG	JTAG_PRE18V _{DD1833}	1.71	1.8	1.89	V	
PWC	VDD18_PWC	PWC_V _{DD18}	1.71	1.8	1.89	V	

Note 1. OD: Over drive (up to 1.8-GHz operation frequency)

ND: Normal drive (up to 1.1-GHz operation frequency)

Note 2. To avoid the possibility of noise, separating this power supply from other power supply terminals is recommended.

3.3 Power-On/Off Sequence

3.3.1 CM33 Boot Mode (PWC Enabled)

The state diagram of CM33 cold boot is shown in **Figure 3.3-1**. The boot mode states (1) to (4) refer to the sequence of (1) to (4) in **Figure 3.3-2**.





Figure 3.3-1 CM33 Boot State Diagram



(Continued on next page)

(Continued from previous page)

Software control: RIIC or PFC (GPIO) control

Note: The clock stabilization time depends on the board design. Make the setting according to the results of

evaluation.

Note: Refer to the notes in 3.3.3 and 3.3.4 for details on the restrictions on the rise time and fall time of each power


supply.

Note: When the QRESN pin becomes low, the PWEN0 to PWEN2 pins become low simultaneously.

Note: When using the PWC, set QRESN to the low level at the same time as or after the 1st Grp power off.

Figure 3.3-2 Power-On/Power-Off Sequence (CM33 Boot)

3.3.2 CA55 Boot Mode (PWC Enabled)



(Continued on next page)

(Continued from previous page)

Note: The clock stabilization time depends on the board design. Make the setting according to the results of evaluation.

Note: Refer to the notes in **3.3.5** and **3.3.6** for details on the restrictions on the rise time and fall time of each power


supply.

Note: When the QRESN pin becomes low, the PWEN0 to PWEN2 pins become low simultaneously.

Note: When using the PWC, set QRESN to the low level at the same time as or after the 1st Grp power off.

Figure 3.3-3 Power-On/Power-Off Sequence (CA55 Boot)

3.3.3 Power-On Sequence – CM33 Boot Mode (PWC Disabled)



(Continued on next page)

(Continued from previous page)


- Note 1. Power supplies for VDD08_DDR and VDD08_OTHERS should be controlled simultaneously (within ±5 ms).
- Note 2. TS0DVDD08A, TS0AVDD18: Min. 10 μs
- Note 3. DDR0_VDDQ, DDR0_VDDQLP (1.1 V): Min. 180 μs
 - DDR0_VDDQLP (0.6 V): Min. 100 μs
 - DDR0_VAA: Min. 290 μs
 - VDD08_DDR: Min. 5 μs
 - USB30_USVPTX, USB30_USVPH: Min. 10 μs
 - USB20_USDVDD, USB30_USDVDD: Min. 10 μs
 - USB20_USVDD18, USB30_USVDD18: Min. 20 μs
 - USB20_USVDD33, USB30_USVDD33: Min. 30 μs
 - TS1DVDD08A, TS1AVDD18: Min. 10 μs
- Note 4. USB20_USDVDD, USB20_USVDD18, USB20_USVDD33, USB30_USDVDD, USB30_USVDD18, USB30_USVDD33: Max. 10 ms
- Note 5. When using DDR IO Retention mode, keep the power supply ON.
- Note: The clock stabilization time depends on the board design. Make the setting according to the results of

evaluation.

Note: The rise time of each power supply must be compliant with the maximum 30 ms regulation.

Figure 3.3-4 Power-On Sequence (CM33 Boot Mode)

3.3.4 Power-Off Sequence – CM33 Boot Mode (PWC Disabled)



(Continued on next page)

(Continued from previous page)

Note 1. Power supplies for VDD08_DDR and VDD08_OTHERS should be controlled simultaneously (within ±5 ms).

Note 2. TS0DVDD08A, TS0AVDD18: Min. 10 μs


Note 3. TS1DVDD08A, TS1AVDD18: Min. 10 μs

Note 4. When using DDR IO Retention mode, keep the power supply ON.

Note: The fall time of each power supply must be compliant with the maximum 30 ms regulation.

Figure 3.3-5 Power-Off Sequence (CM33 Boot Mode)

3.3.5 Power-On Sequence – CA55 Boot Mode (PWC Disabled)



(Continued on next page)

(Continued from previous page)

Note 1. Power supplies for VDD08_DDR and VDD08_OTHERS should be controlled simultaneously (within ±5 ms).

Note 2. – TS0DVDD08A, TS0AVDD18: Min. 10 μs

- DDR0_VDDQ, DDR0_VDDQLP (1.1 V): Min. 180 μs

- DDR0_VDDQLP (0.6 V): Min. 100 μs

- DDR0_VAA: Min. 290 μs

- VDD08_DDR: Min. 5 μs

- USB30_USVPTX, USB30_USVPH: Min. 10 μs

- USB20_USDVDD, USB30_USDVDD: Min. 10 μs

- USB20_USVDD18, USB30_USVDD18: Min. 20 μs

- USB20_USVDD33, USB30_USVDD33: Min. 30 μs

- TS1DVDD08A, TS1AVDD18: Min. 10 μs

Note 3. USB20_USDVDD, USB20_USVDD18, USB20_USVDD33, USB30_USDVDD, USB30_USVDD18, USB30_USVDD33: Max. 10 ms

Note: The clock stabilization time depends on the board design. Make the setting according to the results of evaluation.

Note: The rise time of each power supply must be compliant with the maximum 30 ms regulation.

Figure 3.3-6 Power-On Sequence (CA55 Boot Mode)

3.3.6 Power-Off Sequence – CA55 Boot Mode (PWC Disabled)




Figure 3.3-7 Power-Off Sequence (CA55 Boot Mode)

3.4 DC Characteristics

3.4.1 Maximum Supply Current

Conditions for the supply current: Power supply voltage = Max. value, Tj = -40 to $125^{\circ}C$

Table 3.4-1 Max. Supply Currents during Operation (1/2)

Unit Name	Item	Symbol	Max.	Unit	Note
CA55	0.8-V (or 0.9-V) power supply current	I _{DD09_CA55}	3031	mA	VDD09_CA55
PD_OTHERS	0.8-V core power supply current	I _{DD08_OTHERS}	7489	mA	VDD08_OTHERS
	3.3-V core power supply current	I _{DD33_OTHERS}	1	mA	VDD33_OTHERS
	Pre-driver power supply current	I _{DD33PRE18_OTHERS}	1	mA	VDD33_PRE18_OTHERS
	Group A I/O power supply current	I _{DD1833_OTHERSA}	25	mA	VDD1833_OTHERS_A
	Group B I/O power supply current	I _{DD1833_OTHERSB}	25	mA	VDD1833_OTHERS_B
	Group C I/O power supply current	I _{DD1833_OTHERSC}	25	mA	VDD1833_OTHERS_C
	Group D I/O power supply current	I _{DD1833_OTHERSD}	13	mA	VDD1833_OTHERS_D
PD_AWO	0.8-V core power supply current	I _{DD08_AWO}	315	mA	VDD08_AWO
	1.8-V core power supply current	I _{DD18_AWO}	3	mA	VDD18_AWO
	I/O power supply current	I _{DD1833_AWO}	8	mA	VDD1833_AWO
	Pre-driver power supply current	I _{DD1833PRE18_AWO}	14	mA	VDD1833_PRE18_AWO
USB30	1.8-V PHY power supply current	I _{DDUSB30_USVPH}	31	mA	USB30_USVPH
	0.8-V PHY power supply current	I _{DDUSB30_USVPTX}	53	mA	USB30_USVPTX
	3.3-V PHY power supply current	I _{DDUSB30_USVDD33}	12	mA	USB30_USVDD33
	1.8-V PHY power supply current	I _{DDUSB30_USVDD18}	56	mA	USB30_USVDD18
	0.8-V PHY power supply current	I _{DDUSB30_USDVDD}	16	mA	USB30_USDVDD
USB20	3.3-V PHY power supply current	I _{DDUSB20_USVDD33}	12	mA	USB20_USVDD33
	1.8-V PHY power supply current	I _{DDUSB20_USVDD18}	56	mA	USB20_USVDD18
	0.8-V PHY power supply current	I _{DDUSB20_USDVDD}	16	mA	USB20_USDVDD
TSU0	1.8-V power supply current	I _{DDTS0AVDD18}	1	mA	TS0AVDD18
	0.8-V power supply current	I _{DDTS0DVDD08A}	1	mA	TS0DVDD08A
TSU1	1.8-V power supply current	I _{DDTS1AVDD18}	1	mA	TS1AVDD18
	0.8-V power supply current	I _{DDTS1DVDD08A}	1	mA	TS1DVDD08A
xSPI	I/O power supply current	I _{DD1833_XSPI}	16	mA	VDD1833_XSPI
SD0	I/O power supply current	I _{DD1833_SD0}	16	mA	VDD1833_SD0
	Pre-driver power supply current	I _{DD1833PRE18_SD}	2	mA	VDD1833_PRE18_SD
SD1	I/O power supply current	I _{DD1833_SD1}	9	mA	VDD1833_SD1
SD2	I/O power supply current	I _{DD1833_SD2}	9	mA	VDD1833_SD2
	Pre-driver power supply current	I _{DD1833PRE18_SD2}	2	mA	VDD1833_PRE18_SD2
OTP	1.8-V power supply current	I _{DDOTPVDD18}	6	mA	OTPVDD18
DDR0	0.8-V core power supply current	I _{DD08_DDR}	934	mA	VDD08_DDR
	1.1-V PHY power supply current	I _{DDQ_DDR0}	760	mA	DDR0_VDDQ
	PHY power supply current	I _{DDQLP_DDR0}	242	mA	DDR0_VDDQLP
	1.8-V PLL power supply current	I _{DDVAA_DDR0}	5	mA	DDR0_VAA
GBETH0	I/O power supply current	I _{DD1833_ET0}	11	mA	VDD1833_ET0
	Pre-driver power supply current	I _{DD1833PRE18_ET0}	4	mA	VDD1833_PRE18_ET
GBETH1	I/O power supply current	I _{DD1833_ET1}	11	mA	VDD1833_ET1

Table 3.4-1 Max. Supply Currents during Operation (2/2)

Unit Name	Item	Symbol	Max.	Unit	Note
CRU0	1.8-V PHY power supply current	I _{DDMSVDD18_CSI0}	8	mA	CSI0_MSVDD18
	0.8-V core power supply current	I _{DDMSVDD0P8_CSI0}	25	mA	CSI0_MSVDD0P8
CRU1	1.8-V PHY power supply current	I _{DDMSVDD18_CSI1}	8	mA	CSI1_MSVDD18
	0.8-V core power supply current	I _{DDMSVDD0P8_CSI1}	25	mA	CSI1_MSVDD0P8
DSI	0.8-V core power supply current	I _{DD0P8_DSI}	43	mA	DSI_VDD0P8
	1.2-V PHY power supply current	I _{DD12_DSI}	1	mA	DSI_VDD12
	1.8-V PHY power supply current	I _{DD18_DSI}	8	mA	DSI_VDD18
PCIE	1.8-V power supply current	I _{DDPCIEVCC18ACMN}	19	mA	PCIE_VCC18ACMN
	1.8-V PHY power supply current	I _{DDPCIEVCC18AL01}	53	mA	PCIE_VCC18AL01
	0.8-V PHY power supply current	I _{DDPCIEVCC08AL01}	112	mA	PCIE_VCC08AL01
I3C	I/O power supply current	I _{DD1218_I3C}	1	mA	VDD1218_I3C
ADC	1.8-V analog power supply current	I _{DDADC0_ADAVDD18}	1	mA	ADC0_ADAVDD18
	1.8-V analog power supply current	I _{DDADC1_ADAVDD18}	1	mA	ADC1_ADAVDD18
	1.8-V analog power supply current	I _{DDADC2_ADAVDD18}	1	mA	ADC2_ADAVDD18
CPG	PLLCM33 1.8-V power supply current	I _{DDPLVDD_PLLCM33}	2	mA	PLVDD_PLLCM33
	PLLCLN_DTY_DRP 1.8-V power supply current	I _{DDPLVDD_} PLLCLNDTYDRP	6	mA	PLVDD_PLLCLN_DTY_DR P
	PLLCA55 1.8-V power supply current	I _{DDPLVDD_PLLCA55}	2	mA	PLVDD_PLLCA55
	PLLVDO_DSI 1.8-V power supply current	I _{DDPLVDD_PLLVCDDSI}	4	mA	PLVDD_PLLVDO_DSI
	PLLDDR0 1.8-V power supply current	I _{DDPLVDD_PLLDDR0}	2	mA	PLVDD_PLLDDR0
	PLLETH_GPU 1.8-V power supply current	I _{DDPLVDD_} PLLETHGPU	4	mA	PLVDD_PLLETH_GPU
	PLLCM33 0.8-V power supply current	I _{DDPLVDD08_PLLCM33}	3	mA	PLDVDD08_PLLCM33
	PLLCLN_DTY_DRP 0.8-V power supply current	I _{DDPLVDD08_PLLCLNDTYDRP}	8	mA	PLDVDD08_PLLCLN_DTY _DRP
	PLLCA55 0.8-V (or 0.9-V) power supply current	I _{DDPLVDD08_PLLCA55}	3	mA	PLDVDD09_PLLCA55
	PLLVDO_DSI 0.8-V power supply current	I _{DDPLVDD08_PLLVCDDSI}	5	mA	PLDVDD08_PLLVDO_DSI
	PLLDDR0 0.8-V power supply current	I _{DDPLVDD08_PLLDDR0}	3	mA	PLDVDD08_PLLDDR0
	PLLETH_GPU 0.8-V power supply current	I _{DDPLVDD08_} PLLETHGPU	5	mA	PLDVDD08_PLLETH_GPU
CST	I/O power supply current	I _{DD1833_JTAG}	2	mA	VDD1833_JTAG
	Pre-driver power supply current	I _{DD1833PRE18_JTAG}	1	mA	VDD1833_PRE18_JTAG
PWC	1.8-V I/O power supply current	I _{DD18_PWC}	1	mA	VDD18_PWC
-					

3.4.2 Standard I/O Characteristics

For the I/O types, refer to the external pin list in **2.2.1 List of External Pins**.

Table 3.4-2 DC Characteristics

 V_{DD} = 1.11 V to 1.95 V (1.8/1.2-V switching I/O type), V_{DD} = 1.65 V to 1.95 V (1.8-V I/O type and 1.8-V OSC I/O type), V_{DD} = 1.65 V to 3.60 V (3.3/1.8-V switching I/O types 1, 2 and 3), V_{DD} = 3.00 V to 3.60 V (3.3-V I/O type) (1/4)

Item	I/O Type	Symbol	Min.	Тур.	Max.	Unit	Condition
External voltage tolerance	3.3/1.8-V switching I/O type 2	V_{TOL}	_	_	3.6	V	V _{DD} power-off & on
High-level input voltage	1.8/1.2-V switching I/O type (1.2 V)	VIH	$0.8 \times V_{DD}$	_	$V_{DD} + 0.3$	V	_
	1.8/1.2-V switching I/O type (1.8 V)	VIH	$0.7 \times V_{DD}$	_	V _{DD} + 0.3	V	_
	1.8-V I/O type 1.8-V OSC I/O type 3.3/1.8-V switching I/O type 1 3.3/1.8-V switching I/O type 2 3.3/1.8-V switching I/O type 3 3.3-V I/O type	V _{IH}	0.7 × V _{DD}	_	V _{DD} + 0.3	V	_
Low-level input voltage	1.8/1.2-V switching I/O type (1.2 V)	V _{IL}	-0.3	_	$0.2 \times V_{DD}$	V	_
	1.8/1.2-V switching I/O type (1.8 V)	VIL	-0.3	_	0.3 × V _{DD}	V	_
	1.8-V I/O type 1.8-V OSC I/O type 3.3/1.8-V switching I/O type 1 3.3/1.8-V switching I/O type 2 3.3/1.8-V switching I/O type 3 3.3-V I/O type	VıL	-0.3	_	0.3 × V _{DD}	V	_
Hysteresis voltage	1.8/1.2-V switching I/O type 1.8-V I/O type	ΔV	0.1 × V _{DD}	_	_	V	_
	3.3/1.8-V switching I/O type 1*1 3.3/1.8-V switching I/O type 2*2	ΔV	0.08 × V _{DD}	_	_	V	_
	3.3/1.8-V switching I/O type 3*13	ΔV	0.1	_	_	V	_

Table 3.4-2 DC Characteristics $V_{DD} = 1.11 \text{ V to } 1.95 \text{ V } (1.8/1.2\text{-V switching I/O type}), V_{DD} = 1.65 \text{ V to } 1.95 \text{ V } (1.8\text{-V I/O type and } 1.8\text{-V OSC I/O type}), V_{DD} = 1.65 \text{ V to } 3.60 \text{ V } (3.3/1.8\text{-V switching I/O types } 1, 2 \text{ and } 3), V_{DD} = 3.00 \text{ V to } 3.60 \text{ V } (3.3/1.8\text{-V switching I/O types } 1, 2 \text{ and } 3)$

(3.3-V I/O type) (2/4)

Item	I/O Type	Symbol	Min.	Тур.	Max.	Unit	Condition
Input leakage current	1.8/1.2-V switching I/O type (1.2 V)	lı	-10	_	10	μΑ	$V_{in} = V_{SS}$ or V_{DD} max & V_{DD} power-on
			-10	_	10	μΑ	$V_{in} = V_{SS} \text{ or } V_{DD} \text{ max } \& V_{DD} \text{ power-off}$
	1.8/1.2-V switching I/O type (1.8 V)	l ₁	-15	_	15	μΑ	$V_{in} = V_{DD} \text{ max } \& V_{DD} \text{ power-on}$
			-18	_	18	μΑ	$V_{in} = V_{SS}$ or V_{DD} max & V_{DD} power-off
	1.8-V I/O type 1.8-V OSC I/O type 3.3/1.8-V switching I/O type 1	l _l	-12	_	12	μΑ	$V_{in} = V_{DD} max \& V_{DD} power-on$
	3.3/1.8-V switching I/O type 2	l ₁	-12	_	12	μΑ	$V_{in} = V_{DD} \text{ max } \& V_{DD} \text{ power-on}$
			-18	_	18	μΑ	$V_{in} = V_{SS}$ or V_{DD} max & V_{DD} power-off
	3.3/1.8-V switching I/O type 3 3.3-V I/O type	lı	-12	_	12	μΑ	$V_{in} = V_{DD} \text{ max } \& V_{DD} \text{ power-on}$
nput pull-down resistor current	1.8/1.2-V switching I/O type*3 (1.2 V)	I _{RPU}	10	_	100	μΑ	$V_{in} = V_{DD} max$
	1.8/1.2-V switching I/O type*3 (1.8 V)	I _{RPU}	25	_	130	μΑ	$V_{\text{in}} = V_{\text{DD}} \; \text{max}$
	1.8-V I/O type*5	I _{RPU}	25	_	130	μA	$V_{in} = V_{DD} \; max$
	3.3/1.8-V switching I/O type 1*7 3.3/1.8-V switching I/O type 2*9	I _{RPU}	25	_	200	μΑ	$V_{\text{in}} = V_{\text{DD}} \; \text{max}$
	3.3/1.8-V switching I/O type 3*11	I _{RPU}	18	_	148	μΑ	$V_{in} = V_{DD} max$
nput pull-up resistor current	1.8/1.2-V switching I/O type*4 (1.2 V)	I _{RPD}	-10	_	-100	μΑ	$V_{in} = V_{SS}$
	1.8/1.2-V switching I/O type*4 (1.8 V)	I _{RPD}	-35	_	-185	μΑ	$V_{in} = V_{SS}$
	1.8-V I/O type*6	I _{RPD}	-35	_	-185	μA	V _{in} = V _{SS}
	3.3/1.8-V switching I/O type 1*8 3.3/1.8-V switching I/O type 2*10	I _{RPD}	-25	_	-200	μΑ	$V_{in} = V_{SS}$
	3.3/1.8-V switching I/O type 3*12	I _{RPD}	-18	_	-192	μA	$V_{in} = V_{SS}$

Table 3.4-2 DC Characteristics $V_{DD} = 1.11 \ V \ to \ 1.95 \ V \ (1.8/1.2-V \ switching \ I/O \ type), \ V_{DD} = 1.65 \ V \ to \ 1.95 \ V \ (1.8-V \ I/O \ type \ and \ 1.8-V \ I/O \ type)$ OSC I/O type), V_{DD} = 1.65 V to 3.60 V (3.3/1.8-V switching I/O types 1, 2 and 3), V_{DD} = 3.00 V to 3.60 V

(0.0-	V I/O type) (3/4)						
Item	I/O Type	Symbol	Min.	Тур.	Max.	Unit	Condition
High-level output voltage	1.8/1.2-V switching I/O type (1.2 V)	V _{OH}	0.8 × V _{DD}	_	V_{DD}	V	$I_{OH} = -1/-2/-4/-6$ mA (drive strength X1/X2/X4/X6)
	1.8/1.2-V switching I/O type (1.8 V)	Vон	0.8 × V _{DD}	_	V_{DD}	V	$I_{OH} = -2/-4/-8/-12 \text{ mA}$ (drive strength X1/X2/X4/X6)
	1.8-V I/O type 1.8-V OSC I/O type	Vон	0.8 × V _{DD}	_	V_{DD}	V	$I_{OH} = -2/-4/-8/-12 \text{ mA}$ (drive strength X1/X2/X4/X6)
	3.3/1.8-V switching I/O type 1 (1.8 V) 3.3/1.8-V switching I/O type 2 (1.8V)	Vон	0.8 × V _{DD}	_	V_{DD}	V	$I_{OH} = -1.6/-3.2/-6.4/-9.6$ mA (drive strength X1/X2/X4/X6)
	3.3/1.8-V switching I/O type 1 (3.3 V) 3.3/1.8-V switching I/O type 2 (3.3V)	Vон	0.8 × V _{DD}	_	V _{DD}	V	$I_{OH} = -2/-4/-8/-12 \text{ mA}$ (drive strength X1/X2/X4/X6)
	3.3/1.8-V switching I/O type 3 (1.8 V)	V _{ОН}	0.8 × V _{DD}	_	V_{DD}	V	$I_{OH} = -5/-6/-7/-10 \text{ mA}$ (drive strength X1/X2/X4/X6)
	3.3/1.8-V switching I/O type 3 (3.3 V)	V _{OH}	0.8 × V _{DD}	_	V_{DD}	V	$I_{OH} = -9/-11/-13/-18 \text{ mA}$ (drive strength X1/X2/X4/X6)
	3.3-V I/O type	V _{OH}	$0.8 \times V_{DD}$	_	V_{DD}	V	$I_{OH} = -2/-4/-8/-12 \text{ mA}$ (drive strength X1/X2/X4/X6)
Low-level output voltage	1.8/1.2-V switching I/O type (1.2 V)	V_{OL}	0	_	$0.2 \times V_{DD}$	V	$I_{OL} = 1/2/4/6$ mA (drive strength X1/X2/X4/X6)
	1.8/1.2-V switching I/O type (1.8 V)	V _{OL}	0	_	$0.2 \times V_{DD}$	V	$I_{OL} = 2/4/8/12$ mA (drive strength X1/X2/X4/X6)
	1.8-V I/O type 1.8-V OSC I/O type	VoL	0	_	0.2 × V _{DD}	V	I _{OL} = 2/4/8/12 mA (drive strength X1/X2/X4/X6)
	3.3/1.8-V switching I/O type 1 (1.8 V) 3.3/1.8-V switching I/O type 2 (1.8V)	VoL	0	_	0.2 × V _{DD}	V	I _{OL} = 1.6/3.2/6.4/9.6 mA (drive strength X1/X2/X4/X6)
	3.3/1.8-V switching I/O type 1 (3.3 V)	VoL	0	_	0.2 × V _{DD}	V	$I_{OL} = 2/4/8/12 \text{ mA (drive strength X1/X2/X4/X6)}$
	3.3/1.8-V switching I/O type 2 (3.3 V)	V _{OL1}	0	_	0.4	V	I _{OL} = 1.7/3.3/6.5/9.8 mA (drive strength X1/X2/X4/X6)
	3.3/1.8-V switching I/O type 3 (1.8 V)	V _{OL}	0	_	0.2 × V _{DD}	V	$I_{OL} = 5/6/7/10$ mA (drive strength X1/X2/X4/X6)
	3.3/1.8-V switching I/O type 3 (3.3 V)	V _{OL}	0	_	0.2 × V _{DD}	V	I _{OL} = 9/11/13/18 mA (drive strength X1/X2/X4/X6)
	3.3-V I/O type	VoL	0	_	0.2 × V _{DD}	V	I _{OL} = 2/4/8/12 mA (drive strength X1/X2/X4/X6)

Table 3.4-2 DC Characteristics

 V_{DD} = 1.11 V to 1.95 V (1.8/1.2-V switching I/O type), V_{DD} = 1.65 V to 1.95 V (1.8-V I/O type and 1.8-V OSC I/O type), V_{DD} = 1.65 V to 3.60 V (3.3/1.8-V switching I/O types 1, 2 and 3), V_{DD} = 3.00 V to 3.60 V (3.3-V I/O type) (4/4)

Item	I/O Type	Symbol	Min.	Тур.	Max.	Unit	Condition
Pull-up resistance	1.8/1.2-V switching I/O type*4 (1.2 V)	R _{PU}	15	-	160	kΩ	_
	1.8/1.2-V switching I/O type*4 (1.8 V)	R _{PU}	10	_	50	kΩ	_
	1.8-V I/O type*6	R_{PU}	10	_	50	kΩ	_
	3.3/1.8-V switching I/O type 1*8 (1.8 V) 3.3/1.8-V switching I/O type 2*10 (1.8 V)	R _{PU}	10	_	50	kΩ	_
	3.3/1.8-V switching I/O type 1*8 (3.3 V) 3.3/1.8-V switching I/O type 2*10 (3.3 V)	R _{PU}	10	_	100	kΩ	_
	3.3/1.8-V switching I/O type 3*12	R _{PU}	12	_	92	kΩ	_
Pull-down resistance	1.8/1.2-V switching I/O type*3 (1.2 V)	R _{PD}	15	_	160	kΩ	_
	1.8/1.2-V switching I/O type*3 (1.8 V)	R _{PD}	15	_	60	kΩ	_
	1.8-V I/O type*5	R _{PD}	15	_	60	kΩ	_
	3.3/1.8-V switching I/O type 1*7 (1.8 V) 3.3/1.8-V switching I/O type 2*9 (1.8 V)	R _{PD}	10	_	50	kΩ	_
	3.3/1.8-V switching I/O type 1*7 (3.3 V) 3.3/1.8-V switching I/O type 2*9 (3.3 V)	R _{PD}	10	_	100	kΩ	_
	3.3/1.8-V switching I/O type 3*11	R _{PD}	13	_	92	kΩ	_
Input capacitance	_	Cin	_	_	10	pF	

- Note 1. Only for the TRSTN pin
- Note 2. When the RIIC function is in use or the schmitt control is on
- Note 3. Only for the P20 and P21 pins (when the internal pull-down is enabled)
- Note 4. Only for the P20 and P21 pins (when the internal pull-up is enabled)
- Note 5. Only for the QBYPASS, BSCANP, MD_BOOT0, MD_BOOT3, MD_BOOT4, BOOTSELCPU, and BOOTPLLCA_0 pins
- Note 6. Only for the MD_BOOT1, MD_BOOT2, BOOTPLLCA_1, and MD_CLKS pins
- Note 7. Only for the WDTUDFCA, WDTUDFCM, and SCIF_RXD, SCIF_TXD, XSPI0_CS0N, XSPI0_RESET0N, XSPI0_RST00N, XSPI0_INT0N, and XSPI0_ECS0N pins (when the internal pull-down is enabled)
- Note 8. Only for the WDTUDFCA, WDTUDFCM, and SCIF_RXD, SCIF_TXD, XSPI0_CS0N, XSPI0_RESET0N, XSPI0_RSTO0N, XSPI0_INT0N, and XSPI0_ECS0N pins (when the internal pull-up is enabled)
- Note 9. When the internal pull-down is enabled
- Note 10. When the internal pull-up is enabled
- Note 11. Only for the pins other than SD0CLK, SD0RSTN, SD1CLK, ET0_PHYINTR, and ET1_PHYINTR (when the internal pull-down is enabled)
- Note 12. Only for the pins other than SD0CLK, SD0RSTN, SD1CLK, ET0_PHYINTR, and ET1_PHYINTR (when the internal pull-up is enabled)
- Note 13. Only for the P90, P91, P92, PB0, PB1, PB2, PB3, PB4, and PB5 pins (when the RIIC function is in use or the schmitt control is on)

3.5 AC Characteristics

Conditions:

VDD18 = VDD18_AWO = VDD1833_* (1.8 V mode)

VDD33 = VDD1833_* (3.3 V mode)

3.5.1 Clock Timing

Table 3.5-1 Clock Timing Table

Item	Symbol	Min.	Max.	Unit	Figures
QEXTAL clock input frequency	f _{EX}	24 −50 ppm	24 +50 ppm	MHz	Figure 3.5-1
QEXTAL clock input cycle time	t _{EXcyc}	41.67	41.67	ns	
AUDIO_EXTAL clock input frequency	f_{EX}	4	48	MHz	
AUDIO_EXTAL clock input cycle time	t _{EXcyc}	20.83	250	ns	
AUDIO_CLKB, AUDIO_CLKC clock input frequency (external clock is input)	f_{EX}	4	50	MHz	
AUDIO_CLKB, AUDIO_CLKC clock input cycle time (external clock is input)	t _{EXcyc}	20	250	ns	_
QEXTAL clock input low-level pulse width	t _{EXL}	0.4	0.6	t _{EXcyc}	
QEXTAL clock input high-level pulse width	t_{EXH}	0.4	0.6	t_{EXcyc}	
AUDIO_EXTAL, AUDIO_CLKB, AUDIO_CLKC clock input low-level pulse width	t_{EXL}	0.45	0.55	t _{EXcyc}	
AUDIO_EXTAL, AUDIO_CLKB, AUDIO_CLKC clock input high-level pulse width	t _{EXH}	0.45	0.55	t _{EXcyc}	_
QEXTAL, AUDIO_EXTAL, AUDIO_CLKB, AUDIO_CLKC clock input rise time	t_{EXr}	_	4	ns	_
QEXTAL, AUDIO_EXTAL, AUDIO_CLKB, AUDIO_CLKC clock input fall time	t _{EXf}	_	4	ns	_
Mode hold time	t _{MDH}		100	ns	Figure 3.5-2
Mode setup time	t _{MDS}	_	100	ns	




Figure 3.5-1 Clock Input Timing




Figure 3.5-2 Power-On Oscillation Settling Time

3.5.2 CMTW Timing

Table 3.5-2 CMTW Timing

Parameter			Symbol	Min.	Max.	Unit	Figure
CMTW	Input capture input pulse width	Single-edge setting	t _{CMTWICW}	1.5	_	t _{PLcyc} *1	Figure 3.5-3
		Both-edge setting		2.5	_		_

Note 1. t_{PLcyc}: PCLKL cycle




Figure 3.5-3 CMTW Input Capture Input Timing

3.5.3 POEG and GPT Trigger Timings

GPT Conditions: High-drive output is selected in the PFC register.

Table 3.5-3 POEG and GPT Trigger Timings

Parameter			Symbol	Min.	Max.	Unit	Figure
POEG	POEG input trigger pulse width		t _{POEW}	1.5	_	t _{Pcyc} *1	Figure 3.5-4
GPT	Input capture pulse width	Single edge	t _{GTICW}	1.5	_	t _{PDcyc} *2	Figure 3.5-5
		Dual edge	_	2.5	_		_

Note 1. t_{Pcyc} : POEGnx internal clock cycle (x = A to D, n = 0, 1)

Note 2. t_{PDcyc} : GPTn internal clock cycle (n = 0, 1)




Figure 3.5-4 POEG Input Trigger Timing




Figure 3.5-5 GPT Input Capture Timing

3.5.4 Watchdog Timer Access Timing

Table 3.5-4 Watchdog Timer Timing

Item	Symbol	Min.	Max.	Unit	Figures
WDTUDFCM / WDTUDFCA output time	tL	64	64	t _{P1cyc} *1	Figure 3.5-6

Note 1. t_{P1cyc} indicates WDTn loco clock (n = 0 to 3).




Figure 3.5-6 Watchdog Timer Output Timing

3.5.5 DMAC Timing

Table 3.5-5 DMAC Timing

Item	Symbol	Min.	Max.	Unit	Figures
DREQn pulse width	t _{DREQW}	20	_	t_{cyc}^{*1}	Figure 3.5-7
TENDn pulse width	t _{TENDW}	16	16	t _{PCLKcyc} *2	Figure 3.5-8

Note 1. t_{cyc} = 41.666 ns (24 MHz) Note 2. $t_{PCLKcyc}$ = 10 ns (100 MHz)




Figure 3.5-7 DMAC DREQn Timing




Figure 3.5-8 DMAC TENDn Timing

3.5.6 LPDDR4 PHY Characteristics

The LPDDR4 PHY of this LSI is compliant with the JEDEC 209-4D / JEDEC 209-4-1A standard.

3.5.7 SD Access Timing

Conditions:

 $V_{OH} = VDD33 \times 0.7\,$

 $V_{OL} = VDD33 \times 0.3\,$

C = 40 pF (3.3 V)

Drive strength: ×6

3.5.7.1 SD Access Timing (SDR 3.3-V)

Table 3.5-6 SD AC Access Timing (SDR at 3.3-V Operation)

		Default Speed Mode (25 MHz)			eed Mode MHz)		
Item	Symbol	Min.	Max.	Min.	Max.	Unit	Figures
SDnCLK clock cycle	t _{SDCYC}	40.0	_	20.0	_	ns	Figure 3.5-9
SDnCLK clock high level width	t _{SDWH}	10	_	7	_	ns	
SDnCLK clock low level width	t _{SDWL}	10	_	7	_	ns	
SDnCLK clock rise time	t _{SDLH}	_	10	_	3	ns	
SDnCLK clock fall time	t _{SDHL}	_	10	_	3	ns	
SDnCMD,SDnDATm output delay	t _{SDODLY}	-7.5	2.5	-6.2	2.5	ns	
SDnCMD,SDnDATm input set up time	t _{SDIS}	4.0	_	4.0	_	ns	
SDnCMD,SDnDATm input hold time	t _{SDIH}	2.0	_	2.0	_	ns	
SDnCMD,SDnDATm input data width	t _{SDIDW}	_	_	_	_	ns	




Figure 3.5-9 SDHC Interface Timing (SDR 3.3-V Power Supply)

NOTE

The disclosure of other characteristics of the SD interface needs the conclusion of the following agreement.

• SD Host/Ancillary Product License Agreement (SD HALA)

For details, contact Renesas sales representatives.

3.5.8 eMMC Access Timing

Conditions:

$$\begin{split} V_{OH} &= VDD18 \times 0.7, \ V_{OL} = VDD18 \times 0.3, \ C = 15 \ pF \ (1.8 \ V) \\ V_{OH} &= VDD33 \times 0.7, \ V_{OL} = VDD33 \times 0.3, \ C = 30 \ pF \ (3.3 \ V) \end{split}$$

Drive strength: ×6

3.5.8.1 eMMC host interface timing (default)

Table 3.5-7 eMMC Host Interface Timing (MMC Default 3.3-V Power Supply)

Item	Symbol	Min.	Max.	Unit	Figures
SDnCLK clock cycle	t _{MMCPP}	20.0	_	ns	Figure 3.5-10
SDnCLK clock high level width	t _{MMCWH}	7	_	ns	_
SDnCLK clock low level width	t _{MMCWL}	7	_	ns	_
SDnCLK clock rise time	t _{MMCLH}	_	3	ns	
SDnCLK clock fall time	t _{MMCHL}	_	3	ns	_
SDnCMD/SDnDATm output delay	t _{MMCODLY}	-6.2	2.5	ns	
SDnCMD/SDnDATm input setup time	t _{MMCISU}	4.0	_	ns	
SDnCMD/SDnDATm input hold time	t _{MMCIH}	2.0	_	ns	
SDnCMD/SDnDATm input data width	t _{MMCIDW}	_	_	ns	

Table 3.5-8 eMMC Host Interface Timing (MMC Default 1.8-V Power Supply)

Item	Symbol	Min.	Max.	Unit	Figures
SDnCLK clock cycle	t _{MMCPP}	20.0	_	ns	Figure 3.5-10
SDnCLK clock high level width	t _{MMCWH}	7	-	ns	
SDnCLK clock low level width	t_{MMCWL}	7	-	ns	
SDnCLK clock rise time	t _{MMCLH}	_	3	ns	
SDnCLK clock fall time	t _{MMCHL}	_	3	ns	
SDnCMD/SDnDATm output delay	t_{MMCODLY}	-4.2	1.6	ns	
SDnCMD/SDnDATm input setup time	t _{MMCISU}	1.3	_	ns	
SDnCMD/SDnDATm input hold time	t _{MMCIH}	1.878	_	ns	
SDnCMD/SDnDATm input data width	t _{MMCIDW}	_	_	ns	




Figure 3.5-10 eMMC Host Interface Timing (MMC Default 1.8-V/3.3-V Power Supply)

3.5.8.2 eMMC host interface timing (HS-SDR)

NOTES

- 1. The spec of eMMC host interface timing (HS-SDR 3.3-V power supply) is the same as **Table 3.5-7 eMMC Host Interface Timing (MMC Default 3.3-V Power Supply)**.
- 2. The spec of eMMC host interface timing (HS-SDR 1.8V power supply) is the same as **Table 3.5-8 eMMC Host Interface Timing (MMC Default 1.8-V Power Supply)**.

3.5.8.3 eMMC host interface timing (HS-DDR)

Table 3.5-9 eMMC Host Interface Timing (HS-DDR 3.3-V Power Supply Operation)

		High Speed Mode (50 MHz)			
Item	Symbol	Min.	Max.	Unit	Figures
SDnCLK clock cycle	t _{SDCYC}	20.0	_	ns	Figure 3.5-11
SDnCLK clock high level width	t _{SDWH}	9.0	11.0	ns	
SDnCLK clock low level width	t _{SDWL}	9.0	11.0	ns	
SDnCLK clock rise time	t _{SDLH}	_	3.0	ns	
SDnCLK clock fall time	t _{SDHL}	_	3.0	ns	
SDnCMD output delay	t _{SDODLY}	-6.0	6.0	ns	
SDnCMD input set up time	t _{SDIS}	4.8	_	ns	
SDnCMD input hold time	t _{SDIH}	2.5	_	ns	
SDnDATm output delay	t _{SDODLY_DDR}	2.5	6.5	ns	
SDnDATm input set up time	t _{SDIS_DDR}	1.768	_	ns	
SDnDATm input hold time	t _{SDIH_DDR}	1.5	_	ns	

1 4015 3.3-10	eMMC Host Interface	1.0- V UWG QUDD	v Obelaliolii

		High Speed Mode (50 MHz)			
Item	Symbol	Min.	Max.	Unit	Figures
SDnCLK clock cycle	t _{MMCCYC}	20.0	_	ns	Figure 3.5-11
SDnCLK clock high level width	t _{MMCWH}	9.0	11.0	ns	
SDnCLK clock low level width	t _{MMCWL}	9.0	11.0	ns	
SDnCLK clock rise time	t _{MMCLH}	_	3.0	ns	
SDnCLK clock fall time	t _{MMCHL}	_	3.0	ns	
SDnCMD output delay	t _{MMCODLY}	-6.0	3.0	ns	
SDnCMD input set up time	t _{MMCIS}	4.8	_	ns	
SDnCMD input hold time	t _{MMCIH}	2.5	_	ns	
SDnDATm output delay	t _{MMCODLY_DDR}	2.5	6.5	ns	
SDnDATm input set up time	t _{MMCIS_DDR}	1.768	_	ns	
SDnDATm input hold time	t _{SMMCIH_DDR}	1.5	_	ns	




Figure 3.5-11 eMMC Host Interface (MMC Interface HS-DDR Mode 1.8/3.3-V Power Supply Selection)

3.5.8.4 eMMC host interface timing (HS200)

Table 3.5-11 eMMC Host Interface Timing (HS200 1.8-V Power Supply Operation, Output Load 15 pF)

Item	Symbol	Min.	Max.	Unit	Figures
SDnCLK clock cycle	t _{MMCPP}	5.0	10.0	ns	Figure 3.5-12
SDnCLK clock high level width	t _{MMCWH}	1.5	_	ns	
SDnCLK clock low level width	t _{MMCWL}	1.5	_	ns	
SDnCLK clock rise time	t _{MMCLH}	_	1.0	ns	
SDnCLK clock fall time	t _{MMCHL}	_	1.0	ns	
SDnCMD/SDnDATm output delay	t _{MMCODLY}	-1.7	0.9	ns	
SDnCMD/SDnDATm input setup time	t _{MMCISU}	_	_	ns	
SDnCMD/SDnDATm input hold time	t _{MMCIH}	_	_	ns	_
SDnCMD/SDnDATm input data width	t _{MMCIDW}	2.88	_	ns	_




Figure 3.5-12 eMMC Host Interface (MMC Interface HS200 Mode 1.8-V Power Supply Selection)

3.5.9 Ethernet Interface Timing

Conditions:

 $V_{OH} = VDD18 \times 0.5, \ V_{OL} = VDD18 \times 0.5$

 $V_{OH} = VDD33 \times 0.5$, $V_{OL} = VDD33 \times 0.5$

C = 15 pF (RGMII), 30 pF (MII)

Drive strength: $\times 2$, $\times 4$

Table 3.5-12 Ethernet Interface Timing (n = 0, 1)

Parameter			Symbol	Min.	Max.	Unit	Figure
Ethernet	ETn_TXC_TXCLK,	1 Gbps	t _{RGMIIck}	7.2	8.8	ns	Figure 3.5-13
(RGMII)	ETn_RXC_RXCLK cycle time duration	100 Mbps	_	36	44	ns	
		10 Mbps	_	360	440	ns	
	ETn_TXC_TXCLK,	1 Gbps	_	125 – 50 ppm	125 + 50 ppm	MHz	
	ETn_RXC_RXCLK frequency	100 Mbps	_	25 – 50 ppm	25 + 50 ppm	MHz	<u> </u>
	10 Mbps		2.5 – 50 ppm	2.5 + 50 ppm	MHz		
	ETn_TXC_TXCLK,	1 Gbps	_	45	55	%	
	ETn_RXC_RXCLK duty cycle	100 Mbps 10 Mbps	-	40	60	%	
	ETn_TXC_TXCLK, ETn_TXD0 to ETn_TXD3, ETn_TXCTL_TXEN, ETn_RXC_RXCLK, ETn_RXD0 to ETn_RXD3, ETn_RXCTL_RXDV rise/fall time		t _{RGMIIr} , t _{RGMIIf}	_	0.75*1	ns	
ETn_TXD0 to ETn_TXD3, ETn_TXCTL_TXEN, ETn_TXC_TXCLK output skew		t _{RGMIIos}	-0.5	0.5	ns	_	
	ETn_RXD0 to ETn_RXD3, ETn_RXCTL_RXDV setup time		t _{RGMIIs}	1	_	ns	_
	ETn_RXD0 to ETn_RXD3, ETn_RXCTL_RXDV hold time		t _{RGMIIh}	1	_	ns	
Ethernet	ETn_TXC_TXCLK,	100 Mbps	t _{MIIck}	40	_	ns	Figure 3.5-14
(MII)	ETn_RXC_RXCLK cycle time	10 Mbps	_	400	_	ns	
	ETn_TXC_TXCLK,	100 Mbps	_	25 – 50 ppm	25 + 50 ppm	MHz	
	ETn_RXC_RXCLK frequency	10 Mbps	_	2.5 – 50 ppm	2.5 + 50 ppm	MHz	
ETn_TXCTL_TXEN, output delay time ETn_RXD0 to ETn_R	ETn_TXD0 to ETn_TXD3, ETn_TXCTL_TXEN, ETn_TXER output delay time		t _{MIId}	1	20	ns	_
	ETn_RXD0 to ETn_RXD3, ETn_RXCTL_RXDV, ETn_RXER setup time		t _{MIIs}	10	_	ns	_
	ETn_RXD0 to ETn_RXD3, ETn_RXCTL_RXDV, ETn_RXER hold time		t _{Mllh}	10	_	ns	_

Note 1. The measurement condition of t_{RGMIII} and t_{RGMIII} is in FIGURE 3 in Reduced Gigabit Media Independent Interface (RGMII) 12/10/2000 Version 1.3.




Figure 3.5-13 RGMII Transmission and Reception Timing (n = 0, 1)




Figure 3.5-14 MII Transmission and Reception Timing (n = 0, 1)

3.5.10 USB 3.2 PHY Characteristics

The USB3 PHY of this LSI is compliant with the following USB 3.2 Gen2x1 standard:

Universal Serial Bus 3.2 Specification

3.5.11 USB 2.0 PHY Characteristics

The USB2 PHY of this LSI is compliant with the following USB 2.0 standard:

Universal Serial Bus 2.0 Specification

3.5.12 PCI Express PHY Characteristics

The PCI Express PHY of this LSI is compliant with the following PCIe standard:

Revision 4.0 of the PCI Express® Base Specification for Gen1/Gen 2/Gen 3

3.5.13 xSPI Timing

Conditions:

• Single-end clock

$$\begin{split} V_{OH} &= VDD18 \times 0.8, \, V_{OL} = VDD18 \times 0.2, \, C = 15 \; pF \; (1.8 \; V) \\ V_{OH} &= VDD33 \times 0.8, \, V_{OL} = VDD33 \times 0.2, \, C = 15 \; pF \; (3.3 \; V) \end{split}$$

• Data

$$\begin{split} V_{OH} &= VDD18 \times 0.8, \ V_{OL} = VDD18 \times 0.2, \ C = 15 \ pF \ (1.8 \ V) \\ V_{OH} &= VDD33 \times 0.8, \ V_{OL} = VDD33 \times 0.2, \ C = 15 \ pF \ (3.3 \ V) \end{split}$$

Drive strength: ×6

Table 3.5-13 xSPI Timing (1/2)

			1	.8V	3	.3V		
Parameter		Symbol	Min.	Max.	Min.	Max.	Unit	Figure
Cycle time	SDR	t _{PERIOD}	7.5	_	12.5	_	ns	Figure 3.5-15
	DDR		7.5	_	12.5	_	ns	1
Clock output slew	rate	t _{SRck}	0.75 / 0.56*1	_	1.03	_	V/ns	1
Clock duty cycle di	stortion	t _{CKDCD}	0.0	$t_{PERIOD} \times 0.05$	0.0	t _{PERIOD} × 0.05	ns	1
Clock minimum pu	lse width	t _{CKMPW}	$t_{PERIOD} \times 0.45$	_	$t_{PERIOD} \times 0.45$	_	ns	1
Differential clock co	rossing	V _{OX(AC)}	0.4 × VDD18	0.6 × VDD18	_	_	V	
DS duty cycle disto	ortion	t _{DSDCD}	0.0	$t_{PERIOD} \times 0.04$	0.0	$t_{PERIOD} \times 0.04$	ns	
DS minimum pulse	width	t _{DSMPW}	$t_{PERIOD} \times 0.41$	_	$t_{PERIOD} \times 0.41$	_	ns	1
Data input/output s	lew rate	t _{SR}	0.75 / 0.56*1	_	1.03	_	V/ns	
Data input setup time (to CK)	SDR	t _{SU}	2.0	_	2.4	_	ns	Figure 3.5-16
Data input hold time (to CK)		t _H	1.0		1.0	_	ns	
Data output delay time		t _{OD}	_	1.6*2	_	1.8*2	ns	
Data output hold time		t _{OH}	-1.5	_	-2.3	_	ns	
Data output buffer off time		t _{BOFF}	-1.5	_	-2.3	_	ns	
Data input setup time (to DS)	DDR*2	t _{SU}	-0.6 / -0.8*1	_	-0.6 / -0.8*1	_	ns	Figure 3.5-17, Figure 3.5-18
Data input hold time (to DS)		t _H	$t_{PERIOD} \times 0.41$ - 0.6 / $t_{PERIOD} \times 0.41$ - 0.8*1	_	$t_{PERIOD} \times 0.41$ - 0.6 / $t_{PERIOD} \times 0.41$ - 0.8*1	_	ns	
Data output setup time (to CK)		t _{SUO}	0.6 / 1.0*1,*4	-	1.0	_	ns	
Data output hold time (to CK)		t _{HO}	0.6 / 1.0*1,*4	_	1.0	_	ns	
CS low to clock high		t _{CSLCKH}	6.0 / 8.0*1,*3	_	8.0*3	_	ns	Figure 3.5-16
Clock low to CS high	gh	t _{CKLCSH}	6.0 / 8.0*1	_	8.0	_	ns	to Figure 3.5-1
CS high time		t _{CSTD}	1	16	1	16	t _{PERIOD}	

Table 3.5-12 xSPI Timing (2/2)

		1.	8V	3.3			
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit	Figure
DS low to CS high	t _{DSLCSH}	t _{PERIOD} × 0.8*7	_	$t_{PERIOD} \times 0.8^{*7}$	_	ns	Figure 3.5-19
CS high to DS Tri-state	t _{CSHDST}	0.0	t _{PERIOD}	0.0	t _{PERIOD}	ns	
CS low to DS low*5	t _{CSLDSL}	0.0	12.5* ⁶	0.0	17.4*6	ns	
DS Tri-state to CS low	t _{DSTCSL}	0.0	_	0.0	_	ns	
CK low to DS low*8	t _{CKLDSL}	_	$(0.45 + e) \times t_{PERIOD} - 2.0^{*9}$	_	$(0.45 + e) \times t_{PERIOD} - 2.0^{*9}$	ns	
			t _{PERIOD} - 2.0*9		t _{PERIOD} - 2.0*9		

Note: CK: XSPI0_CKP (XSPI0_CKN)

DS: XSPI0_DS

CS: XSPI0_CS0N, XSPI0_CS1N

- Note 1. Specification at 133 MHz / Specification at 100 MHz
- Note 2. These are values when the OEN assertion is extended in the Output Enable Asserting extension bit (COMCFG.OEASTEX = 1b).
- Note 3. These are the values when the CS assertion is extended in the CS asserting extension bit (LIOCFGCSn.CSASTEX = 1b).
- Note 4. The standard value for xSPI266 is 0.8 ns.
- Note 5. If the DS is high during the command & modifier phase when using JESD251 Profile 2.0 memory, the time from CS low to DS high must also meet this specification.
- Note 6. When using JESD251 Profile 1.0 memory or JESD251 Profile 2.0 memory with LIOCFGCSn.LATEMD set to 0, this constraint does not apply if the internal pull-down resistor of the DS pin is enabled.
- Note 7. These are the values when the t_{CLKDSL} constraint is satisfied.
- Note 8. This constraint is necessary only to satisfy the t_{DSLCSH} requirement specified in JESD251, which specifies that t_{DSLCSH} must be at least 80% of t_{PERIOD}. Set LIOCFGCSn.CSNEGEX to the appropriate value to ensure the memory specification complies with this constraint.
- Note 9. e: LIOCFGCSn.CSNEGEX (e = 0, 1)




Figure 3.5-15 xSPI Clock / DS Timing




Figure 3.5-16 SDR Transmission and Reception Timing (1S-1S-1S, 1S-2S-2S, 2S-2S-2S, 1S-4S-4S, 4S-4S-4S)




Figure 3.5-17 DDR Transmission and Reception Timing (4S-4D-4D, 8D-8D-8D)




Figure 3.5-18 DDR Transmission and Reception Timing (HyperRAM write)




Figure 3.5-19 DS to CS Signal Timing

3.5.14 Serial Communications Interface (RSCI) Access Timing

Conditions:

 $V_{OH} = VDD18 \times 0.5, V_{OL} = VDD18 \times 0.5, C = 30 \text{ pF} (1.8 \text{ V})$

 $V_{OH} = VDD33 \times 0.5, V_{OL} = VDD33 \times 0.5, C = 30 \text{ pF } (3.3 \text{ V})$

Drive strength: ×2, ×4 (However, ×6 only for SCL (P93) and SDA (P92) of RSCI0 in simple I2C mode)

Table 3.5-14 RSCI Timing (1/2)

Parameter			Symbol	Min.	Max.	Unit	Figure
RSCI	Input clock cycle		t _{Scyc}	4	_	t _{PSCIcyc}	Figure 3.5-20
(Asynchronous)	Input clock pulse width	t _{SCKW}	0.4	0.6	t_{Scyc}	_	
	Input clock rise time		t _{SCKr}	_	3	ns	
	Input clock fall time		t _{SCKf}	_	3	ns	
	Output clock cycle		t _{Scyc}	6	_	$t_{PSCIcyc}$	_
	Output clock pulse wid	lth	t _{SCKW}	0.4	0.6	t _{Scyc}	
	Output clock rise time	$V_{DD1833} = 1.8 \text{ V}$	t _{SCKr}		6.18*2	ns	
		$V_{DD1833} = 3.3 \text{ V}$		_	7.9*2	ns	
	Output clock fall time	$V_{DD1833} = 1.8 \text{ V}$	t _{SCKf}	_	6.18*2	ns	_
		$V_{DD1833} = 3.3 \text{ V}$		_	7.9*2	ns	_
RSCI (Simple	SDA input rise time	t _{Sr}	_	1000	ns	Figure 3.5-21	
I2C, Standard mode)	SDA input fall time	t _{Sf}	_	300	ns		
mode)	SCL, SDA input spike	pulse removal time	t _{SP}	0	2 × NFcyc*1	ns	_ _ _
	Data input setup time		t _{SDAS}	250	_	ns	
	Data input hold time		t _{SDAH}	0	_	ns	
	SCL, SDA capacitive le	oad	Сь	_	400	pF	_
RSCI (Simple	SDA input rise time		t _{Sr}	_	300	ns	Figure 3.5-21
I2C, Fast mode)	SDA input fall time		t _{Sf}	_	300	ns	-
	SCL, SDA input spike	pulse removal time	t _{SP}	0	2 × NFcyc*1	ns	
	Data input setup time	t _{SDAS}	100	_	ns	_ 	
	Data input hold time	t _{SDAH}	0		ns		
	SCL, SDA capacitive le	oad	Сь	_	400	pF	_

Table 3.5-14 RSCI Timing (2/2)

Parameter			Symbol	Min.	Max.	Unit	Figure
,	SCK output clock cycle (ma	ister)	t _{SPcyc}	4	65536	t _{PSClcyc}	Figure 3.5-22 to
Simple SPI)	SCK input clock cycle (slave	e)		4	65536	t _{PSCIcyc}	Figure 3.5-27
	SCK clock high-level pulse	width	t _{SPCKWH}	0.4	0.6	t _{SPcyc}	_
	SCK clock low-level pulse v	t _{SPCKWL}	0.4	0.6	t _{SPcyc}	_	
	Input clock rise time	t _{SPCKR}	_	3	ns	_	
	Input clock fall time	t _{SPCKF}	_	3	ns	_	
	Output clock rise time	$V_{DD1833} = 1.8 \text{ V}$	t _{SPCKR}	_	6.18*2	ns	_
		$V_{DD1833} = 3.3 \text{ V}$		_	7.9*2	ns	_
	Output clock fall time	$V_{DD1833} = 1.8 \text{ V}$	t _{SPCKF}		6.18*2	ns	_
		$V_{DD1833} = 3.3 \text{ V}$	-	_	7.9*2	ns	_
	Data input setup time	Internal clock	t _{SU}	7	_	ns	_
		External clock	_	3	_	ns	_
	Data input hold time	Internal clock	t _H	3	_	ns	_ _
		External clock		3	_	ns	
	Data output delay time	Internal clock	t _{OD}	_	3	ns	
		External clock		_	12	ns	_
	Data output hold time	Internal clock	t _{OH}	-3	_	ns	_
		External clock	-	0	_	ns	_
	Data rise/fall time	$V_{DD1833} = 1.8 \text{ V}$	t_{DR},t_{DF}	_	6.18*2	ns	_
		$V_{DD1833} = 3.3 \text{ V}$	_	_	7.9*2	ns	_
	Slave access time	Internal clock	t _{SA}	_	$3 \times t_{PSClcyc} + 12$	ns	_
		External clock	-	_	$3 \times t_{PSClcyc} + 12$	ns	_
	Slave output release time	Internal clock	t _{REL}	_	$3 \times t_{PSClcyc} + 12$	ns	_
		External clock		_	$3 \times t_{PSClcyc} + 12$	ns	
	SS input setup time		t _{LEAD}	1	_	t _{SPcyc}	Figure 3.5-22 to
SPI)	SS input hold time	t _{LAG}	1	_	t _{SPcyc}	Figure 3.5-27	
	SS input rise/fall time		t _{SSR} , t _{SSF}	_	3	ns	

Note: $t_{PSClcyc}$: RSCIn operating clock cycle (n = 0 to 9)

Note 1. NFcyc = $4p \times 2q - 1 \times t_{PSClcyc}$

p: Common Control Register 2 set value (p = 0, 1, 2, 3)

q: Common Control Register 1 set value (q = 1, 2, 3, 4)

Note 2. Output transition time from 20% to 80%




Figure 3.5-20 SCK Clock Input/Output Timing




Figure 3.5-21 RSCI Simple I2C Mode Timing




Figure 3.5-22 RSCI Input/Output Timing in Clock Synchronous Mode




Figure 3.5-23 RSCI Simple SPI Mode Clock Timing




Figure 3.5-24 RSCI Simple SPI Mode Timing for Master when CPHA = 0




Figure 3.5-25 RSCI Simple SPI Mode Timing for Master when CPHA = 1




Figure 3.5-26 RSCI Simple SPI Mode Timing for Slave when CPHA = 0




Figure 3.5-27 RSCI Simple SPI Mode Timing for Slave when CPHA = 1

3.5.15 Renesas Serial Peripheral Interface (RSPI) Access Timing

Conditions:

 $V_{OH} = VDD18 \times 0.5, V_{OL} = VDD18 \times 0.5, C = 30 \text{ pF } (1.8 \text{ V})$

 $V_{OH} = VDD33 \times 0.5, \ V_{OL} = VDD33 \times 0.5, \ C = 30 \ pF \ (3.3 \ V)$

Drive strength: ×6

Table 3.5-15 RSPI Timing (1/2)

Parameter		Symbol	Min.*1	Max.*1	Unit	Figure	
RSPCK clock cycle	Master	t _{SPcyc}	4	4096	t _{SPIcyc}	Figure 3.5-28	
	Slave	<u> </u>	4	4096	t _{SPIcyc}		
RSPCK clock high-level pulse	Master	t _{SPCKWH}	$(t_{SPCyc} - t_{SPCKr} - t_{SPCKf})/2 - 2.5$	_	ns		
width	Slave	<u> </u>	1	_	t _{SPIcyc}	<u> </u>	
RSPCK clock low-level pulse	Master	t _{SPCKWL}	$(t_{SPcyc} - t_{SPCKr} - t_{SPCKf})/2 - 2.5$	_	ns	<u> </u>	
width	Slave		1	_	t _{SPIcyc}	<u> </u>	
RSPCK clock rise/fall time	Output	t _{SPCKr} ,	_	3* ⁵	ns	<u> </u>	
	Input	t _{SPCKf}	_	3* ⁵	ns		
Data input setup time	Master	t _{SU}	5.3	_	ns	Figure 3.5-29 to	
	Slave		3	_	ns	Figure 3.5-35	
Data input hold time	Master	t _H	3	_	ns		
	Slave		3		ns		
SSL setup time	Master	t _{LEAD}	N × t _{SPcyc} - 3*2	$N \times t_{SPcyc} + 3^{*2}$	ns	Figure 3.5-29 to	
	Slave		5	_	t _{SPIcyc}	Figure 3.5-32	
SSL hold time	Master	t _{LAG}	N × t _{SPcyc} - 3*3	$N \times t_{SPcyc} + 3^{*3}$	ns		
	Slave		5	_	t _{SPIcyc}		
Continuous transmission delay	Master	t _{TD}	t _{SPcyc} + 2 × t _{SPlcyc}	8 × t _{SPcyc} + 2 × t _{SPlcyc}	ns	_	
	Slave	<u> </u>	$t_{SPcyc} + 5 \times t_{SPlcyc}$	_	ns	_	
TI-SSP SS input setup time		t _{TISS}	3.1	_	ns	Figure 3.5-33 to	
TI-SSP SS input hold time		t _{TISH}	3	_	ns	Figure 3.5-35	
TI-SSP next access time		t _{TIND}	M* ⁴	_	t _{SPIcyc}		
TI-SSP Master SS output delay		t _{TISSOD}	-3	3	ns	_	
TI-SSP Master OE delay 1		t _{TIMOED1}	_	2	ns	_	
TI-SSP Master OE delay 2		t _{TIMOED2}	_	2	ns	_	
TI-SSP Slave OE delay 1		t _{TISOED1}	_	7.5	ns	_	
TI-SSP Slave OE delay 2		t _{TISOED2}	_	7.5	ns		
SSL Activation to Data Output Delay		t _{OD1}	_	3	ns	Figure 3.5-29	
Data output delay time	Master	t _{OD}	_	3	ns	Figure 3.5-29 to	
	Slave		_	7.5	ns	Figure 3.5-35	
Data output hold time	Master	t _{OH}	-3	_	ns	- -	
	Slave		3		ns		
MOSI, MISO rise/fall time	Output	t _{Dr} , t _{Df}	_	3* ⁵	ns	_	
	Input	_	_	1	μs	_	
SSL rise/fall time	Output	t _{SSLr} , t _{SSLf}	_	3*5	ns	Figure 3.5-29,	
	Input	_	_	1	μs	Figure 3.5-30	

Table 3.5-15 RSPI Timing (2/2)

Parameter	Symbol	Min.*1	Max.*1	Unit	Figure
Slave access time	t _{SA}	_	8	ns	Figure 3.5-31,
Slave output release time	t _{REL}	_	8	ns	Figure 3.5-32

Note 1. t_{SPIcyc} : RSPIn peripheral clock cycle

Note 2. SPI Clock Delay Register set value + 1 (1 to 8)

Note 3. SPI Slave Select Negation Delay Register set value + 1 (1 to 8)

Note 4. SPI Slave Select Negation Delay Register set value + 2 (2 to 9)

Note 5. Output transition time from 20% to 80%




Figure 3.5-28 RSPI Clock Timing




Figure 3.5-29 RSPI Timing (Master, Motorola RSPI, CPHA = 0)




Figure 3.5-30 RSPI Timing (Master, Motorola RSPI, CPHA = 1)




Figure 3.5-31 RSPI Timing (Slave, Motorola RSPI, CPHA = 0)




Figure 3.5-32 RSPI Timing (Slave, Motorola RSPI, CPHA = 1)




Figure 3.5-33 RSPI Timing (Master, TI SSP)




Figure 3.5-34 RSPI Timing (Slave, TI-SSP, with delay in burst transfer)




Figure 3.5-35 RSPI Timing (Slave, TI-SSP, without delay in burst transfer)

3.5.16 Renesas IIC Bus Interface (RIIC) Access Timing

Drive strength: ×6

Table 3.5-16 RIIC Timing

Parameter		Symbol	Min.*1,*2	Max.*1,*2	Unit	Figure	
RIIC	SCL cycle time	t _{SCL}	$6(12) \times t_{IICcyc} + 1300$	_	ns	Figure 3.5-36	
(Standard- mode)	SCL high-level pulse width	t _{SCLH}	$3(6) \times t_{IICcyc} + 300$	_	ns		
	SCL low-level pulse width	t _{SCLL}	$3(6) \times t_{IICcyc} + 300$	_	ns		
	SCL, SDA rise time*3	t _{sr}	_	1000	ns	 -	
	SCL, SDA fall time	t _{sf}	_	300	ns		
	SCL, SDA spike pulse removal time	t _{SP}	0	1(4) × t _{IICcyc}	ns		
	SDA bus free time	t _{BUF}	3(6) × t _{IICcyc} + 300	_	ns		
	Hold time for START condition	t _{STAH}	t _{IICcyc} + 300	_	ns		
	Setup time for repeated START condition	t _{STAS}	1000	_	ns	<u>—</u>	
	Setup time for STOP condition	t _{STOS}	1000	_	ns	<u>—</u>	
	Data setup time	t _{SDAS}	t _{IICcyc} + 50	_	ns	_	
	Data hold time	t _{SDAH}	0	_	ns	<u> </u>	
	SCL, SDA capacitive load	Сь	_	400	pF	<u> </u>	
RIIC (Fast-	SCL cycle time	t _{SCL}	6(12) × t _{IICcyc} + 600	_	ns	Figure 3.5-36	
mode)	SCL high-level pulse width	t _{SCLH}	3(6) × t _{IICcyc} + 300	_	ns	_	
	SCL low-level pulse width	t _{SCLL}	3(6) × t _{IICcyc} + 300	_	ns		
	SCL, SDA rise time*3	t _{sr}	_	300	ns		
	SCL, SDA fall time	t _{sf}	*4	300	ns		
	SCL, SDA spike pulse removal time	t _{SP}	0	1(4) × t _{IICcyc}	ns		
	SDA bus free time	t _{BUF}	3(6) × t _{IICcyc} + 300	_	ns	_	
	Hold time for START condition	t _{STAH}	t _{IICcyc} + 300	_	ns	_	
	Setup time for repeated START condition	t _{STAS}	300	_	ns	_ _	
	Setup time for STOP condition	t _{sтоs}	300	_	ns		
	Data setup time	t _{SDAS}	t _{IICcyc} + 50	_	ns		
	Data hold time	t _{SDAH}	0	_	ns		
	SCL, SDA capacitive load*5	Сь	_	400	pF	<u> </u>	
RIIC (Fast-	SCL cycle time	t _{SCL}	6(12) × t _{IICcyc} + 240	_	ns	Figure 3.5-36	
mode Plus)	SCL high-level pulse width	t _{SCLH}	3(6) × t _{IICcyc} + 120	_	ns		
	SCL low-level pulse width	t _{SCLL}	3(6) × t _{IICcyc} + 120	_	ns	<u> </u>	
	SCL, SDA rise time*3	t _{sr}	_	120	ns		
	SCL, SDA fall time	t _{sf}	*4	120	ns		
	SCL, SDA spike pulse removal time	t _{SP}	0	1(4) × t _{IICcyc}	ns	_	
	SDA bus free time	t _{BUF}	3(6) × t _{IICcyc} + 120	_	ns		
	Hold time for START condition	t _{STAH}	t _{IICcyc} + 300	_	ns	_	
	Setup time for repeated START condition	t _{STAS}	300	_	ns	_ _ _ _	
	Setup time for STOP condition	t _{STOS}	300	_	ns		
	Data setup time	t _{SDAS}	t _{IICcyc} + 50	_	ns		
	Data hold time	t _{SDAH}	0	_	ns		
	SCL, SDA capacitive load*5	C _b		550* ⁶	pF	_	

Note 1. t_{IICcyc} : RIIC internal reference clock (RIIC_n_ckm) cycle

- Note 2. The values outside parentheses apply when the value of the ICMR3.NF[1:0] bits is 00b while the digital filter is enabled by setting ICFER.NFE = 1. The values within parentheses apply when the value of the ICMR3.NF[1:0] bits is 11b while the digital filter is enabled by setting ICFER.NFE = 1.
- Note 3. The maximum and minimum values of the pull-up resistor are determined according to Equations (1) and (2) provided in Section 7.1, Pull-up resistor sizing, of the *UM10204*, *PC-bus specification and user manual, Rev. 7.0.*For Equation (2), use the I_{OL} value specified under the "Condition" column of "Low-level output voltage" in **Table 3.6-1**. The I/O Type is 3.3/1.8-V switching I/O type 2.
- Note 4. The minimum value is not specified for t_{sf} in Fast-mode or Fast-mode Plus.
- Note 5. C_b is the total capacitance of the bus lines.
- Note 6. When V_{DD} is 3.3 V, the maximum capacitive load that can satisfy $t_{sr} \le 120$ ns is 400 pF.




Figure 3.5-36 RIIC Bus Interface Input/Output Timing

3.5.17 **I3C Timing**

Drive strength: ×6

Table 3.5-17 IIC Timing

Parameter		Symbol	Min.*1	Max.	Unit	Figure	
IIC (Standard mode, SMBus)	SCL3n cycle time	t _{SCL}	$4(36) \times t_{IICcyc} + 4 \times t_{Pcyc} + 1300$	_	ns ns	Figure 3.5-37	
	SCL3n high-level pulse width	t _{SCLH}	$2(18) \times t_{IICcyc} + 2 \times t_{Pcyc} + 300$	_			
	SCL3n low-level pulse width	t _{SCLL}	$2(18) \times t_{IICcyc} + 2 \times t_{Pcyc} + 800$	_	ns	<u></u>	
	SCL3n, SDA3n rise time*2	t _{Sr}	_	1000	ns ns ns ns		
	SCL3n, SDA3n fall time	t_{Sf}	_	300 1(16) × t _{IICcyc}			
	SCL3n, SDA3n spike pulse removal time	t _{SP}	0				
	SDA3n bus free time	t_{BUF}	$3(20) \times t_{IICcyc} + 300$	_			
	Hold time for START condition	t _{STAH}	t _{IICcyc} + 300	_			
	Setup time for repeated START condition	t _{STAS}	1000	_	ns		
	Setup time for STOP condition	t _{STOS}	1000	_	ns		
	Data setup time	t _{SDAS}	t _{IICcyc} + 50	_	ns		
	Data hold time	t _{SDAH}	0	400	ns pF	_	
	SCL3n, SDA3n capacitive load	C_b	_				
IC (Fast	SCL3n cycle time	t _{SCL}	$4(36) \times t_{IICcyc} + 4 \times t_{Pcyc} + 600$	_	ns	Figure 3.5-37	
mode)	SCL3n high-level pulse width	t _{SCLH}	$2(18) \times t_{IICcyc} + 2 \times t_{Pcyc} + 300$	_	ns		
	SCL3n low-level pulse width	t _{SCLL}	$2(18) \times t_{IICcyc} + 2 \times t_{Pcyc} + 300$	_	ns		
	SCL3n, SDA3n rise time*2	t _{Sr}	_	300	ns	_	
	SCL3n, SDA3n fall time	t _{Sf}	_	300	ns		
	SCL3n, SDA3n spike pulse removal time	t _{SP}	0	$1(16) \times t_{IICcyc}$	ns		
	SDA3n bus free time	t _{BUF}	3(20) × t _{IICcyc} + 300	_	ns	_	
	Hold time for START condition	t _{STAH}	t _{IICcyc} + 300	_	ns	_	
	Setup time for repeated START condition	t _{STAS}	300	_	ns		
	Setup time for STOP condition	t _{STOS}	300	_	ns	_	
	Data setup time	t _{SDAS}	t _{IICcyc} + 50	_	ns		
	Data hold time	t _{SDAH}	0	_	ns	<u> </u>	
	SCL3n, SDA3n capacitive load	Сь	_	400	pF	_	

Note 1. t_{IICcyc} : I3C internal reference clock (I3C ϕ) cycle, t_{Pcyc} : I3C core clock cycle Values in parentheses apply when the digital noise filter stage is 16 clock cycle while the digital filter is enabled.

Note 2. The maximum and minimum values of the pull-up resistor are determined according to Equations (1) and (2) provided in Section 7.1, Pull-up resistor sizing, of the *UM10204*, *PC-bus specification and user manual*, *Rev.* 7.0. For Equation (2), use the I_{OL} value specified under the "Condition" column of "Low-level output voltage" in **Table 3.6-1**. The I/O Type is 1.8/1.2-V switching I/O type.

Table 3.5-18 IIC Timing (Fast-mode+)

Parameter		Symbol	Min.*1	Max.	Unit	Figure
IIC (Fast-mode+)	SCL3n cycle time	t _{SCL}	$4(26) \times t_{IICcyc} + 4 \times t_{Pcyc} + 240$	_	ns	Figure 3.5-37
	SCL3n high-level pulse width	t _{SCLH}	$2(18) \times t_{IICcyc} + 2 \times t_{Pcyc} + 120$	_	ns	_
	SCL3n low-level pulse width	t _{SCLL}	2(18) x t _{IICcyc} + 2 x t _{Pcyc} + 120	_	ns	_
	SCL3n, SDA3n rise time*2	t _{Sr}	_	120 120 1(16) × t _{IICcyc}	ns ns	- - -
	SCL3n, SDA3n fall time	t _{Sf}	_			
	SCL3n, SDA3n spike pulse removal time	t _{SP}	_		ns	
	SDA3n bus free time	t _{BUF}	3(20) x t _{IICcyc} + 120	_	ns	_
	Hold time for START condition	t _{STAH}	t _{IICcyc} + 135	_	ns	-
	Setup time for repeated START condition	t _{STAS}	260	_	ns	-
	Setup time for STOP condition	t _{stos}	260	_	ns	_
	Data setup time	t _{SDAS}	50	_	ns	_
	Data hold time	t _{SDAH}	0	_	ns	_
	SCL3n, SDA3n capacitive load	C _b	_	550	pF	-

Note 1. t_{IICcyc} : I3C internal reference clock (I3C ϕ) cycle, t_{Pcyc} : I3C core clock cycle. Values in parentheses apply when the digital noise filter stage is 16 clock cycle while the digital filter is enabled.

Note 2. The maximum and minimum values of the pull-up resistor are determined according to Equations (1) and (2) provided in Section 7.1, Pull-up resistor sizing, of the *UM10204*, *PC-bus specification and user manual*, *Rev.* 7.0. For Equation (2), use the I_{OL} value specified under the "Condition" column of "Low-level output voltage" in **Table 3.6-1**. The I/O Type is 1.8/1.2-V switching I/O type.

Table 3.5-19 IIC Timing (HS mode)

			Cb = 100 pF (Max.)		Cb = 400 pF*2				
Parameter	Symbol	Min.*1	Max.	Min.*1	Max.	Unit	Figure		
IIC (HS mode)	SCL3n cycle time	t _{SCL}	3(36) × t _{IICcyc} + 4 × t _{Pcyc} + 240	_	3(36) × t _{IICcyc} + 4 × t _{Pcyc} + 240	_	ns	Figure 3.5-37	
	SCL3n high-level pulse width	t _{SCLH}	$2(18) \times t_{IICcyc} + 2 \times t_{Pcyc} + 120$	_	2(18) × t _{IICcyc} + 2 × t _{Pcyc} + 120	_	ns		
	SCL3n low-level pulse width	tscll	2(18) × t _{IICcyc} + 2 × t _{Pcyc} + 120	_	2(18) × t _{IICcyc} + 2 × t _{Pcyc} + 120	: t _{Pcyc} + —			
	SCL3n rise time	tsrCL	_	40	_	80	ns		
	SCL3n rise time after a repeated START condition and after an acknowledge bit*3	t _{SrCL1}	_	80	_	160	ns		
	SDA3n rise time*3	t _{SrDA}	_	80	_	160	ns		
	SCL3n fall time	tsfCL	_	40	_	80	ns		
	SDA3n fall time	t _{SfDA}	_	80	_	160	ns		
	SCL3n, SDA3n spike pulse removal time	t _{SP}	0	1(16) × t _{IICcyc}	0	1(16) × t _{IICcyc}	ns		
	Hold time for START condition	tstah	t _{IICcyc} + 135	_	t _{IICcyc} + 135	_	ns		
	Setup time for repeated START condition	t _{STAS}	160	_	160	_	ns		
	Setup time for STOP condition	tstos	160	_	160	_	ns		
	Data setup time	t _{SDAS}	10	_	10	_	ns		
	Data hold time	t _{SDAH}	0	80	0	150	ns		
	SCL3n, SDA3n capacitive load	Сь		100	_	400	pF		

Note 1. t_{IICcyc} : I3C internal reference clock (I3C ϕ) cycle, t_{Pcyc} : I3C core clock cycle. Values in parentheses apply when the digital noise filter stage is 16 clock cycle while the digital filter is enabled.

Note 2. For bus line loads C_b between 100 pF and 400 pF, the timing parameters must be linearly interpolated.

Note 3. The maximum and minimum values of the pull-up resistor are determined according to Equations (1) and (2) provided in Section 7.1, Pull-up resistor sizing, of the *UM10204*, *PC-bus specification and user manual, Rev. 7.0.*For Equation (2), use the I_{OL} value specified under the "Condition" column of "Low-level output voltage" in **Table 3.6-1**. The I/O Type is 1.8/1.2-V switching I/O type.




Figure 3.5-37 I3C Bus Interface Input/Output Timing

Table 3.5-20 I3C Timing (Open Drain Timing Parameters)

Parameter		Symbol	Min.*1	Max.	Unit	Figure	Notes
SCL3n clock Lov	v period	t _{LOW_OD}	200	_	ns	Figure 3.5-40	1, 2
		t _{DIG_OD_L}	$t_{\text{LOW_ODmin}}$ + $t_{\text{fDA_ODmin}}$	_		Figure 3.5-40	_
SCL3n clock High period		t _{HIGH}	_	41	ns	Figure 3.5-40	3, 4
		t _{DIG_H}	36 (when 1.8 V) 40 (when 1.2 V)	t _{HIGH} + t _{CF}	ns	Figure 3.5-40	_
SDA3n signal fal	l time	t _{fDA_OD}	t _{CF}	33	ns	Figure 3.5-40	_
SDA3n data	V _{DD1218} = 1.8 V	t _{SU_OD}	12	_	ns	Figure 3.5-39,	1
setup time open						Figure 3.5-40	
drain mode	$V_{DD1218} = 1.2 \text{ V}$ 13.9 — ns		ns	Figure 3.5-39,			
						Figure 3.5-40	
Clock after STAF	RT (S) condition	$t_{\sf CAS}$	38.4	For ENTAS0: 1 µ	seconds	Figure 3.5-40	5, 6
				For ENTAS1: 100 µ			
				For ENTAS2: 2 m	_		
				For ENTAS3: 50 m	_		
Clock before ST	OP (P) condition	t _{CBP}	t _{CASmin} /2	_	seconds	Figure 3.5-41	_
Current master to master overlap ti handoff	,	t _{MMOverlap}	$t_{\sf DIG_OD_Lmin}$	_	ns	Figure 3.5-46	_
Bus available co	ndition	t _{AVAL}	1	_	us	_	7
Bus idle condition	n	t _{IDLE}	1	_	ms	_	
Time internal who		t _{MMLock}	t _{AVALmin}	_	us	Figure 3.5-46	_

- Note 1. This is approximately equal to t_{LOWmin} + $t_{\text{DS_ODmin}}$ + $t_{\text{rDA_ODtyp}}$ + $t_{\text{SU_ODmin}}$.
- Note 2. The Master may use a shorter Low period if it knows that this is safe, i.e., that SDA is already above VIH.
- Note 3. This is based on $t_{\text{SPIKE}}, \, \text{rise}$ and fall times, and interconnect.
- Note 4. This maximum High period may be exceeded when the signals can be safely seen by Legacy I²C Devices, and/or in consideration of the interconnect (e.g., a short bus).
- Note 5. On a Legacy Bus where I2C Devices need to see Start.
- Note 6. Slaves that do not support the optional ENTASx CCCs shall use the t_{CAS} Max value shown for ENTAS3
- Note 7. On a Mixed Bus with Fm Legacy I2C Devices, t_{AVAL} is 300 ns shorter than the Fm Bus Free Condition time (t_{BUF})

Figure 3.5-42,

Figure 3.5-43,

Figure 3.5-44

Figure 3.5-45

Figure 3.5-45

ns

ns

ns

ns pF

	-						
Parameter		Symbol	Min.*1	Max.	Unit	Figure	Notes
SCL3n clock	$V_{DD1218} = 1.8 \text{ V}$	f _{SCL}	0.01	12.5	MHz	_	1
frequency	V _{DD1218} = 1.2 V		0.01	12.39	MHz	_	_
SCL3n clock Low perio	od	t _{LOW}	24	_	ns	Figure 3.5-38	_
		t _{DIG_L}	32	_	ns	Figure 3.5-38	2, 4
SCL3n clock High peri	iod for Mixed Bus	t _{HIGH}	24	_	ns	Figure 3.5-38	_
		t _{DIG_H}	32	45	ns	Figure 3.5-38	2, 3
SCL3n clock High peri	iod	t _{HIGH}	24	_	ns	Figure 3.5-38	_
		t _{DIG_H}	32	45	ns	Figure 3.5-38	2
Clock in to data out	$V_{DD1218} = 1.8 \text{ V}$	t _{sco}	_	12	ns	Figure 3.5-43	_
for a slave	V _{DD1218} = 1.2 V		_	12.7	ns	_	
SCL3n clock rise time		t _{CR}	_	150 × 1/f _{SCL} (capped at 60)	ns	Figure 3.5-38	_
SCL3n clock fall time		t _{CF}	_	150 × 1/f _{SCL} (capped at 60)	ns	Figure 3.5-38	_
SDA3n signal data	Master	t _{HD_PP}	t_{CR} + 3 and t_{CF} + 3	_	_	Figure 3.5-42	4
hold in push-pull mode	Slave	_	0	_	_	Figure 3.5-44	_

Table 3.5-21 I3C Timing (Push-Pull Timing Parameters for SDR)

 $V_{DD1218} = 1.8 \text{ V}$

 $V_{DD1218} = 1.2 \text{ V}$

 $t_{\text{SU_PP}}$

 t_{CASr}

 t_{CBSr}

 C_b

12

13.9

 $t_{\text{CASmin}} \\$

 $t_{\text{CASmin}}/2$

Note 1. $f_{SCL} = 1/(t_{DIG_L} + t_{DIG_H})$

Clock after repeated START (Sr)

Clock before repeated START (Sr)

Capacitive load per bus line (SDA3n /

SDA3n signal data

setup in push-pull

mode

SCL3n)

Note 2. t_{DIG_H} are the clock Low and High periods as seen at the receiver end of the I3C Bus using VIL and VIH (see **Figure 3.5.38**)

N/A

N/A

N/A

N/A

50

- Note 3. When communicating with an I3C Device on a mixed Bus, the t_{DIG_H_MIXED} period must be constrained in order to make sure that I²C Devices do not interpret I3C signaling as valid I²C signaling.
- Note 4. As both edges are used, the hold time must be satisfied for the respective edges, for example, t_{CF} + 3 for falling edge clocks, and t_{CR} + 3 for rising edge clocks.




Figure 3.5-38 tDIG_H and tDIG_L




Figure 3.5-39 I3C Data Transfer - ACK by Slave




Figure 3.5-40 I3C START Condition Timing




Figure 3.5-41 I3C STOP Condition Timing




Figure 3.5-42 I3C Master Out Timing




Figure 3.5-43 I3C Slave Out Timing




Figure 3.5-44 Master SDR Timing




Figure 3.5-45 T-Bit When Master Ends Read with Repeated START and STOP




Figure 3.5-46 I3C Timing

3.5.18 CANFD Interface Access Timing

Table 3.5-22 CANFD Interface Timing

			C	AN	CAI	NFD		
Parameter		Symbol	Min.	Max.	Min.	Max.	Unit	Figures
CANFD	Internal delay time	t _{node} *1	_	100	_	50	ns	Figure 3.5-47
	Transmission rate	_	_	1	_	8	Mbps	

Note 1. Internal delay time (t_{node}) = Internal transmission delay time (t_{output}) + Internal reception delay time (t_{input})




Figure 3.5-47 CANFD Interface Condition

3.5.19 A/D Converter Access Timing

Table 3.5-23 A/D Converter Trigger Timing

Parameter		Symbol	Min.	Max.	Unit*1	Figure
A/D converter A/D converter trigger input pulse width	ADTRG	t_{TRGW}	1.5	_	t _{PADCcyc}	Figure 3.5-48

Note 1. t_{PADCcyc}: ADC internal clock cycle (ADC_0_PCLK)




Figure 3.5-48 A/D Converter Trigger Input Timing (ADTRG)

3.5.20 SSIU Timing

Conditions:

 $V_{OH} = VDD18 \times 0.5, \, V_{OL} = VDD18 \times 0.5, \, C = 30 \; pF^{*1} \, (1.8 \; V)$

 $V_{OH} = VDD33 \times 0.5, \, V_{OL} = VDD33 \times 0.5, \, C = 30 \; pF^{*1} \; (3.3 \; V)$

Drive strength: $\times 1, \times 2, \times 4, \times 6$

Note 1. Other than t_{RC} : Rise-edge clock timing

Table 3.5-24 SSIU Signal Timing

Parameter	Symbol	Min.	Max.	Unit	Note	Figure
Output clock cycle	t _O	80	15625	ns	_	Figure 3.5-49
Input clock cycle	t _i	80	15625	ns	_	
Output clock high-cycle	t _{HC}	35*1	_	ns	_	
Output clock low-cycle	t _{LC}	35* ¹	_	ns	_	
Input clock high-cycle	t _{HC}	35	_	ns	_	
Input clock low-cycle	t _{LC}	35	_	ns	_	
Rise-edge clock timing	t _{RC}	_	20*2	ns	Output (100 pF)	
Output delay	t _D	-5	19	ns	_	Figure 3.5-50 to
Setup time	t _S	15	_	ns	_	Figure 3.5-53
Hold time	t _H	5	_	ns	_	

Note 1. The width at high or low level of the clock signal when the input on AUDIO_CLKA, AUDIO_CLKB, or AUDIO_CLKC is output from SCK without frequency division in master mode is min. 30 ns.

Note 2. Output transition time from 20% to 80%




Figure 3.5-49 SCK Clock Input/Output Timing




Figure 3.5-50 SSI Timing (1)




Figure 3.5-51 SSI Timing (2)




Figure 3.5-52 SSI Timing (3)




Figure 3.5-53 SSI Timing (4)

3.5.21 PDM Timing

Conditions:

 $V_{OH} = VDD18 \times 0.5, \ V_{OL} = VDD18 \times 0.5, \ C = 30 \ pF \ (1.8 \ V)$

 $V_{OH} = VDD33 \times 0.5, V_{OL} = VDD33 \times 0.5, C = 30 \text{ pF } (3.3 \text{ V})$

Drive strength: $\times 1, \times 2, \times 4, \times 6$

Table 3.5-25 PDM Interface Timing

Parameter	Symbol	Min.	Max.	Unit	Figure
Clock period	t _{PSYNC}	2	32	$t_{CCcyc} = 208.33 \text{ ns}$ (4.8 MHz)*1	Figure 3.5-54
Clock high-level period	t _{PDCKWH}	$t_{PSYNC} \times 0.45$	$t_{PSYNC} \times 0.55$	ns	
Clock low-level period	t _{PDCKWL}	$t_{PSYNC} \times 0.45$	$t_{PSYNC} \times 0.55$	ns	
Clock rise time	t _{R-EDGE}	_	3* ²	ns	
Clock fall time	t _{F-EDGE}	_	3* ²	ns	
Setup time	t _{su}	15	_	ns	Figure 3.5-55
Hold time	t _h	0	_	ns	Figure 3.5-56

Note 1. t_{CCcyc} is the period of PDMn core clock (n = 0, 1).

Note 2. Output transition time from 20% to 80%




Figure 3.5-54 Timing of Clock Output (PDMCLKnm)




Figure 3.5-55 Timing of Clock Output (Synchronized with the rise of PDMCLKnm)




Figure 3.5-56 Timing of Clock Output (Synchronized with the fall of PDMCLKnm)

3.5.22 MIPI CSI-2 PHY Characteristics

The MIPI CSI-2 Rx D-PHY of this LSI is equivalent to the MIPI D-PHY Version 1.2. For details, refer to the MIPI specification.

3.5.23 MIPI DSI Tx D-PHY Characteristics

The MIPI DSI Tx D-PHY of this LSI is compliant with the MIPI D-PHY Version 1.2.

For details, refer to the MIPI specification.

3.5.24 Control Signal Access Timing

Table 3.5-26 Control Signal Timing

Item	Symbol	Min.	Max.	Unit	Figures
QRESN pulse width	t _{RESW}	1	_	μs	Figure 3.5-57
TRSTN pulse width	t _{TRSW}	1	_	μs	_
NMI pulse width	t _{NMIW}	20	_	t _{cyc} *1	Figure 3.5-58
IRQ pulse width	t _{IRQW}	20	_	t _{cyc} *1	_
TINT pulse width	t _{TINTW}	20	_	t _{cyc} *1	_

Note 1. $t_{cyc} = 41.666 \text{ ns } (24 \text{ MHz})$




Figure 3.5-57 Reset Input Timing




Figure 3.5-58 Interrupt Signal Input Timing

3.5.25 JTAG Debugger Interface Access Timing

Table 3.5-27 Debugger IF Timing

Item	Symbol	Min.	Max.	Unit	Figures
TCK_SWCLK cycle time	t _{TCKcyc}	50	_	ns	Figure 3.5-59
TCK_SWCLK high-level pulse width	t _{TCKH}	20	_	ns	Figure 3.5-60
TCK_SWCLK low-level pulse width	t _{TCKL}	20	_	ns	
TDI setup time	t _{TDIS}	15	_	ns	_
TDI hold time	t _{TDIH}	15	_	ns	_
TMS_SWDIO setup time	t _{TMSS}	15	_	ns	_
TMS_SWDIO hold time	t _{TMSH}	15	_	ns	
TMS_SWDIO delay time	t _{SWDO}	_	14	ns	_
TDO delay time	t _{TDOD}	_	14	ns	_
Capture register setup time	t _{CAPTS}	10	_	ns	Figure 3.5-61
Capture register hold time	t _{CAPTH}	10	_	ns	
Update register delay time	t _{UPDATED}	_	20	ns	_




Figure 3.5-59 TCK_SWCLK Input Timing




Figure 3.5-60 Data Transfer Timing




Figure 3.5-61 Boundary Scan Input/Output I/O Timing

3.6 Analog Characteristics

3.6.1 ADC Characteristics

Table 3.6-1 DC Characteristics

Item	Min.	Тур.	Max.	Unit
Resolution	_	12	_	Bit
Analog input capacitance	_	_	13	pF
Analog input range	0	_	ADCn_ADAVDD 18*2	V
Conversion time*1	0.4	_	4.0	μs
Permissible signal source impedance Max. = 1.0 $k\Omega$				
Offset error	0	_	100	LSB
Full-scale error	-100	_	0	LSB
Quantization error	_	±0.5	_	LSB
DNL differential non-linearity error	_	_	±3.0	LSB
INL integral nonlinearity error	_	_	±6.0	LSB

Note 1. The conversion time is the total of the sampling time and the comparison time.

Note 2. n = 0 to 2

Table 3.6-2 Recommended External Input Resistance

Item	Symbol	Min.	Тур.	Max.	Unit
External input resistance*1	RI _{ext}	_	_	1	kΩ
(ANIn00-ANIn07)*2					

Note 1. Output resistance of signal generator + Series parasitic resistance between signal source and ADC input.

Note 2. n = 0 to 2




Figure 3.6-1 A/D Converter Equivalent Circuit and Peripheral Configuration Diagram

3.6.2 Temperature Sensor Characteristics

Table 3.6-3 Temperature Sensor Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Test Condition
Accuracy from −40°C to 125°C	Accm40_125	_	±3.0	±5.0	°C	_

3.7 Oscillation Circuits for Connecting Crystal Resonators (OSC)

This LSI chip includes three oscillation circuits (OSC) for connection to crystal resonators, specifically a 24-MHz crystal resonator for the system clock, a crystal resonator with a frequency range of 4 to 48 MHz for the audio clock, and a 32.768-kHz crystal resonator for the real-time clock. **Table 3.7-1** lists the pins for connecting the crystal resonators and the clock frequencies. **Figure 3.7-1** shows an example of the connections with crystal resonators.

T 11 074	D: (O (: O		0
Table 3.7-1	Pins for Connecting Cr	vstal Resonators and	Clock Frequency

		. ,	
External Pin Name	I/O	Clock Frequency	
For the system clock	For the system clock		
QEXTAL	Input	24 MHz (frequency deviation: ±50 ppm)	
QXTAL	Output	24 MHz	
For the real-time clock			
RTXIN	Input	32.768 kHz (frequency deviation: ±50 ppm)	
RTXOUT	Output	32.768 kHz	
For the audio clocks			
AUDIO_EXTAL	Input	4 to 48 MHz	
AUDIO_XTAL	Output	4 to 48 MHz	




Figure 3.7-1 Example of Connections with Crystal Resonators

Place the crystal resonators and the capacitors C_{L1} and C_{L2} as close as possible to the pins to connect crystal resonators. To avoid interference and to ensure correct oscillation, the grounding points of the capacitors appended to the crystal resonators should be shared, and no wiring patterns should be placed near these components.

The characteristics of the crystal resonators are closely related to the design of the user board. Therefore, the user should sufficiently evaluate them with reference to the example of connection of crystal resonators in **Figure 3.7-1**.

The circuit rating of a crystal resonator depends on the crystal resonator and the stray capacitance of the mounting circuit. Therefore, contact the manufacturer of the crystal resonator before deciding upon the circuit rating. The user should thoroughly evaluate and then set the parameters (resistor and capacitor values).

Table 3.7-2 is a list of recommended values for the crystal resonators.

Table 3.7-2 Recommended Model Values for the Crystal Resonators

	Model Values for the Crystal Resonators			
Clock Frequency	Max. ESR*1	Max. C _L *2	Max. C ₀ *3	Max. Drive Level
32.768 kHz	70 kΩ	12.5 pF	1.4 pF	1 μW
24 MHz	60 Ω	12 pF	7 pF	100 μW
48 MHz	50 Ω	10 pF	7 pF	100 μW

Note 1. ESR means the equivalent series resistor of the crystal resonator.

Note 2. C_L is the load capacitance of the crystal resonator.

Note 3. C_0 is the parallel capacitance of the crystal resonator.

Section 4 Package Dimensions




Figure 4-1 Package Dimensions

RZ/V2N Group REVISION HISTORY

REVISION HISTORY

RZ/V2N Group Datasheet

		Description			
Rev.	Date	Page	Summary		
1.00	July 31, 2024	First edition issued			
1.10	Feb 28, 2025	Section 1 Overv	iew		
		4	Table 1.3-2 Accelerator Engines		
			Video Codec Unit: The description, modified		
		5	Table 1.3-3 On-chip SRAM and External Memory Interfaces		
			Note 1, added		
		Section 2 Pin			
		37	Table 2.2-1 List of External Pins		
			Note 11, added		
		38	2.2.2 List of Multiplexed Functional Pins		
			The main text, modified		
		46	Table 2.3-1 List of Pin Functions (1/7)		
			BOOTPLLCA_1, BOOTPLLCA_0: The function, modified (BOOTPLLCA[1:0] → BOOTPLLCA_[1:0])		
		49	Table 2.3-1 List of Pin Functions (4/7)		
			PCIE_TXDPL0, PCIE_TXDNL0, PCIE_TXDPL1, PCIE_TXDNL1, PCIE_RXDPL0, PCIE_RXDNL0, PCIE_RXDPL1, PCIE_RXDNL1, PCIE_REFCLKP0, PCIE_REFCLKN0,		
			PCIE_RXDNL0, PCIE_RXDPL1, PCIE_RXDNL1, PCIE_REPCERPO, PCIE_REPCERNO, PCIE0_RSTOUTB: The function, modified		
		Section 3 Electrical Characteristics			
		53	Table 3.1-1 Absolute Maximum Ratings		
			Notes 3 and 5, modified		
		60	Figure 3.3-2 Power-On/Power-Off Sequence (CM33 Boot)		
			QRESN, modified		
			Note, modified (The clock settling time → The clock stabilization time)		
		00	Note, added		
		63	Figure 3.3-3 Power-On/Power-Off Sequence (CA55 Boot) QRESN, modified		
			Note, modified (The clock settling time → The clock stabilization time)		
			Note, added		
		65	Figure 3.3-4 Power-On Sequence (CM33 Boot Mode)		
			Note, modified (The clock settling time \rightarrow The clock stabilization time)		
		69	Figure 3.3-6 Power-On Sequence (CA55 Boot Mode)		
			Note, modified (The clock settling time → The clock stabilization time)		
		76	Table 3.4-2 DC Characteristics		
			Notes 2, 3, 4, 7, 8, 9, 10, 11, 12, and 13, modified		
		77	3.5 AC Characteristics		
			Conditions, modified		
		79	Table 3.5-4 Watchdog Timer Timing		
		80	Note 1, modified		
		80	3.5.5 DMAC Timing, added		
		86	3.5.9 Ethernet Interface Timing Conditions, modified		
			Drive strength, added		
		86	Table 3.5-12 Ethernet Interface Timing (n = 0, 1)		
			ETn_TXD0 to ETn_TXD3, ETn_TXCTL_TXEN, ETn_TXER output delay time: The min.		
			value, modified		
			Note 1, added		



RZ/V2N Group REVISION HISTORY

Rev. Date		Description		
		Page	Summary	
1.10	Feb 28, 2025	89	Table 3.5-13 xSPI Timing (1/2) Data input setup time (to DS), Data input hold time (to DS), Data output setup time (to CK), and Data output hold time (to CK): The min. value, modified	
		90	Table 3.5-13 xSPI Timing (2/2) CS low to DS low: The max. value, modified Notes 2, 3, and 4, modified Notes 5 and 6, added	
		93	3.5.14 Serial Communications Interface (RSCI) Access Timing Drive strength, modified	
		94	Table 3.5-14 RSCI Timing (2/2) RSCI (Clock sync, Simple SPI) and SCK clock rise/fall time, deleted RSCI (Clock sync, Simple SPI), Input clock rise time, Input clock fall time, Output clock rise time, and Output clock fall time, added Note, modified Notes 1 and 2, modified	
		95	Figure 3.5-23 RSCI Simple SPI Mode Clock Timing, modified	
		98	Table 3.5-15 RSPI Timing SSL Activation to Data Output Delay, added Notes 2, 3, and 4, modified	
		99	Figure 3.5-28 RSPI Clock Timing, modified Figure 3.5-29 RSPI Timing (Master, Motorola RSPI, CPHA = 0), modified	
		103	Table 3.5-16 RIIC Timing Note 2, modified	
		105	Table 3.5-17 I3C Timing Note 1, modified	
		106	Table 3.5-18 IIC Timing (Fast-mode+) Note 1, modified	
		107	Table 3.5-19 IIC Timing (HS mode) SCL3n cycle time: The min. values under "Cb = 100 pF" and "Cb = 400 pF", modified Note 1, modified	
		109	Table 3.5-20 I3C Timing (Open Drain Timing Parameters) SCL3n clock High period: The min. value and note, modified Clock before STOP (P) condition: The min. value, modified Notes 3 and 4, added	
		110	Table 3.5-21 I3C Timing (Push-Pull Timing Parameters for SDR) SCL3n clock High period for Mixed Bus, added Note 3, added	
		118	Table 3.5-23 A/D Converter Trigger Timing Note 1, modified	
		119	3.5.20 SSIU Timing Condition, modified Drive strength, added	
		119	Table 3.5-24 SSIU Signal Timing Note 2, added	
		122	3.5.21 PDM Timing Conditions, modified Output load conditions, deleted Drive strength, added	
		122	Table 3.5-25 PDM Interface Timing Note 1, modified Note 2, added	



RZ/V2N Group REVISION HISTORY

		Description			
Rev.	Date	Page	Summary		
1.10	Feb 28, 2025	127	Table 3.6-2 Recommended External Input Resistance Item, modified		
1.20	Sep 5, 2025	Section 1 Overv	Section 1 Overview		
		3	Table 1.2-1 Product Lineup: Note, added		
		7	Table 1.3-6 Various Communication/Storage/Network Interfaces (1/3): Note 1, added		
		14	Figure 1.4-1 Block Diagram, modified (The number of GPT channels, modified)		
		15	Table 1.4-4 List of Units (1/2): GPT: Unit Number, modified (each 16 ch. → each 8 ch.)		
		Section 2 Pin			
		36	Table 2.2-1 List of External Pins (11/12): VDD1833_PRE18_AWO: Pin State when not in Use, modified (Open → Always in use)		
		39	Table 2.2-2 List of Multiplexed Functional Pins (2/8): P34: Func10, modified (GTIOC6NA \rightarrow GTIOC6AN)		
		Section 3 Electri	ical Characteristics		
		54	Table 3.1-1 Absolute Maximum Ratings (2/3): GBETH0, GBETH1: Item, modified (VDD1833_PRE18_ET0 → VDD1833_PRE18_ET) (VDD1833_PRE18_ET1 → VDD1833_PRE18_ET)		
		56	Table 3.2-1 Recommended Operating Range (1/2): PD_OTHERS: VDD33_OTHERS: The Min and Max values, modified		
		57	Table 3.2-1 Recommended Operating Range (2/2): GBETH0, GBETH1: Item, modified (VDD1833_PRE18_ET0 \rightarrow VDD1833_PRE18_ET1) (VDD1833_PRE18_ET1 \rightarrow VDD1833_PRE18_ET)		
		66	Figure 3.3-5 Power-Off Sequence (CM33 Boot Mode), modified		
		75	Table 3.4-2 DC Characteristics: Low-level output voltage: 3.3/1.8-V switching I/O type 2 (3.3V): Symbol, Max, and Condition, modified		
		90	Table 3.5-12 xSPI Timing (2/2): DS low to CS high: Min, modified. CK low to DS low, added. Notes 7 to 9, added.		
		92	Figure 3.5-19 DS to CS Signal Timing, modified (t _{CKLDSL} , added)		
		103	3.5.16 Renesas IIC Bus Interface (RIIC) Access Timing: Conditions, deleted		
		103, 104	Table 3.5-16 RIIC Timing: Parameter: The entire column, modified. Note 1, modified. Notes 3 and 6, added. The number of Note, modified (Note $3 \rightarrow$ Note 5).		
		105	3.5.17 I3C Timing: Conditions, deleted		
		105	Table 3.5-17 IIC Timing: The table title, modified. Note 2, added.		
		106	Table 3.5-18 IIC Timing (Fast-mode+): Note 2, added		
		107	Table 3.5-19 IIC Timing (HS mode): The column title, modified (Cb = 100 pF \rightarrow Cb = 100 pF (Max.)). The symbols of SCL3n rise time, SCL3n rise time after a repeated START condition and after an acknowledge bit, SDA3n rise time, SCL3n fall time, and SDA3n fall time, modified. Note 2, modified. Note 3, added.		
		110	Table 3.5-21 I3C Timing (Push-Pull Timing Parameters for SDR): The symbol of SCL3n clock frequency, modified. Note 1, modified.		
		129	3.7 Oscillation Circuits for Connecting Crystal Resonators (OSC): The main text, modified		

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

- 1. Precaution against Electrostatic Discharge (ESD)
 - A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.
- 2. Processing at power-on
 - The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.
- 3. Input of signal during power-off state
 - Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.
- 4. Handling of unused pins
 - Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.
- 5. Clock signals
 - After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.
- 6. Voltage application waveform at input pin
 - Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).
- 7. Prohibition of access to reserved addresses
 - Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.
- 8. Differences between products
 - Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Trademarks (continued)

For the "Cortex" notation, it is used as follows;

- Arm® Cortex®-A55

- Arm® Cortex®-M33

Note that in each section of the Manual, this may be noted as Cortex-A55 and Cortex-M33 respectively.

Examples of trademark or registered trademark used in the document of RZ/V2N;

CoreLink™: CoreLink is a trademark of Arm Limited.

CoreSight™: CoreSight is a trademark of Arm Limited.

Mali™: Mali is a trademark of Arm Limited.

TrustZone®: TrustZone is a trademark of Arm Limited.

Neon™: Neon is a trademark of Arm Limited.

OpenGL $\mathsf{ES}^\mathsf{TM}\!:$ OpenGL ES is a trademark of Khronos Group, Inc.

eMMC™: eMMC is a trademark of MultiMediaCard Association

PCIe®: PCIe is a registered trademark of PCI-SIG, Inc.

PCI Express®: PCI Express is a registered trademark of PCI-SIG, Inc.

MIPI®: MIPI is a registered trademark of MIPI Alliance, Inc.

CSI-2®: CSI-2 is a registered trademark of MIPI Alliance, Inc.

DSI®: DSI is a registered trademark of MIPI Alliance, Inc.

I3C®: I3C is a registered trademark of MIPI Alliance, Inc.

Note that in each section of the Manual, trademark notation of ® and TM may be omitted.

All other trademarks and registered trademarks are the property of their respective owners.