



The A and B registers can load from the data bus. Their outputs are directly connected to the ALU. The ALU also receives the 5-bit ALU operation from the instruction decoder logic. The ALU outputs the 8-bit result plus five flags that describe the type of output. The ALUresult control line J6 Areg Pin Header enables the ALU output onto ALUop the data bus. Op[0..4] IC4 GNDREF 74HCT574 Q7 13 Q6 M27C322-100F1 D6 VCC 14 Q5 D5 ALUresult 15 Op4 32 A20 Q4 VCC Q3 16 Op3 42 A19 D3 VSS_2 Areg Op2 1 A18 Op1 2 A17 DivByZero 17 VSS_1 12 GVPP 013 E 011 D2 Q2 Q1 GNDREF 18 Negative> D1 Op0 33 A16 19 DO QO (Lo Q15 30 × 28 × 26 × 24 21 19 19 Zero VCC 34 A15 35 A14 Aload Overflow Vcc 36 A13 A12 Gnd 10 Carry GNDREF 38 A11 d[0..7] 39 A10 ALU Q10 40 A9 17 DataBus IC5 Q9 Q8 15 41 74HCT574 A8 3 A7 12 29 27 Q7 Q7 13 d6 4 Q6 A6 D6 Q6 14 5 25 23 d5 D5 Q5 A5 Q5 6 A4 15 d4 Q4 Q4 7 A3 20 d3 16 D3 Q3 Q3 Breg 8 A2 18 16 17 d2 D2 Q2 Q2 9 A1 d1 18 D1 Q1 Q1 Q0 19 (d0 10 A0 d0 14 DO QO DataBus 20 YCC d[0..7]Bload) Vcc Gnd 10 GNDREF Lo J7 Breg Pin Header Sheet: /ALU and Data Registers/ File: ALU_DataRegs.sch Title: Size: A4 Date: Rev: KiCad E.D.A. kicad 5.1.2-f72e74a84ubuntu18.04.1 ld: 3/6





