

Lecture 1: Introduction to GPUs

Informatik elective: GPU Computing

Pratik Nayak





Course Objectives

Theory and basics

- Learn about GPUs:
 - WHY are they useful?
 - WHEN are they useful?
- Parallel programming concepts
- GPU hardware architecture
- GPU programming models
- Efficient GPU algorithms and data-structures

Practical know-bow

- Develop GPU programming skills
- Translate algorithms to GPU code
- Analyze GPU code performance
- Reason about algorithms and data-structures suitable for GPUs
- Use GPU libraries





Course information

- Course name: GPU Computing (CITHN4015)
- Lectures every Thursday (excepting holidays): 12:15 to 13:45
- Exercise session every Thursday (excepting holidays): 14:15 to 15:45
- Grading:
 - Final exam (date to be announced later) (IN-PERSON only, and in Campus Heilbronn)
 - Exercise sheets: for grade bonus (deadlines will vary, but generally 1 week of work-time)
- Credits: 6 ECTS
- Course instructors: Pratik Nayak (<u>pratik.nayak@tum.de</u>) and Hartwig Anzt (<u>hartwig.anzt@tum.de</u>)
- Reference: <u>CUDA Programming Guide</u>





A starter quiz

- Go to menti.com and use code 7740 1049
- Fill this form if you want access to a cluster with GPUs
 - https://forms.gle/uRPNsxyVNSLiCr8h8




In this session

- Abstract layers in computing
- Recall: Basic terminologies, computer microarchitecture and estimating performance
- Computer architecture taxonomies
- GPU basics and differences to CPUs
- When are GPUs useful?
- A look at different GPU applications.




Back to basics: Abstract layers in computing





Back to basics: Abstract layers in computing





Back to basics: Transistors


- Essentially switches that combined together can perform boolean functions: AND, OR, XOR
- The number of transistors has increased in a regular fashion.
- Largest processors can have somewhere around 50-60 billion transistors, and maybe more.

Moore's Law: The number of transistors on microchips has doubled every two years

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years.

This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.





OurWorldinData.org – Research and data to make progress against the world's largest problems.


Licensed under CC-BY by the authors Hannah Ritchie and Max Roser





Back to basics: Microarchitecture

Intel 80286 architecture




 $[By\ Appaloosa\ -\ Own\ work,\ CC\ BY-SA\ 3.0, https://commons.wikimedia.org/w/index.php?curid=6902962]$





Back to basics: Microarchitecture (Simplified)

- Memory:
 - Store data and instructions
 - Intermediate storage between compute cycles
- Control:
 - Fetch instructions from memory
 - Fetch data from memory and load into registers
- Core/Processing Unit:
 - Do the actual computations according to the fetched instructions.
 - Consists of Arithmetic and logic units (ALU).








Single Instruction Single Data (SISD) Microarchitecture

- Instructions are sent from memory module to the control unit
- Control unit decodes the instructions, and sends them to the PU.
- Processing unit processes the data from the memory module, processes it and sends the processed data back to the memory module.
- Examples: Pipelined processors, superscalar processors








Basic terminology: Data, bits and bytes

- Data:
 - <u>Bit</u>: Smallest unit of storage (0 or 1, binary)
 - \underline{Byte} : 1 byte = 8 bits
- Metric:
 - <u>Bandwidth</u> (BW): rate of data transfer,
 usually measure in (bytes/s)







Basic terminology: Clock speed and Flop/s

• Computation:

- <u>Clock speed</u>: Measured in Hertz (Hz),
 number of clock cycles per second.
- instructions/cycle: Number of instructions in one clock cycle.
- Op/s: Number of operations per second.
- Flop/s: Number of floating point operations per second

Intel® Core™ i9-13900K









Basic terminology: Thread and Core

- *Thread (software-level)*: "thread of execution": an ordered sequence of instructions (software)
- <u>Core (hardware-level)</u>: One processor within a CPU die (hardware).



Shared L3 Cache


[Intel multi-core CPU]





Basic terminology: Thread and Core

- *Thread (software-level)*: "thread of execution": an ordered sequence of instructions (software)
- <u>Core (hardware-level)</u>: One processor within a CPU die (hardware).
- Multi-core (hardware-level): Multiple
 processors capable of independent execution
 within one CPU die



[Intel multi-core CPU]






Basic terminology: Throughput, latency and bandwidth

- *Throughput*: A measure of effective output over time.
- Latency: A measure of delay in a system,
 duration it takes for data to reach from point A to point B.
- *Bandwidth*: A measure of the capacity.


Metric	Optimal
Throughput	Higher is better↑
Latency	Lower is better \
Bandwidth	Higher is better↑








Back to basics: Abstract layers in computing





Back to basics: Abstract layers in computing

- High-level language:
 - Abstraction for productivity and portability
 - Closer to application and algorithm
- Assembly language
 - Textual representation of instructions (ISA)
- Hardware representation
 - 1s and 0s (Binary representation) input to the microarchitecture



Microarchitecture





Back to basics: Example instructions in ISA

• Arithmetic and logic instructions:

```
o mul, add, fma...
```

Data movement instructions:

```
o mov, push, pop...
```

• Control flow instructions:

```
o jump, cmp, call, return ...
```

```
square(int):

push rbp

mov rbp, rsp

mov DWORD PTR [rbp-4], edi

mov eax, DWORD PTR [rbp-4]

imul eax, eax

pop rbp

ret
```



Back to basics: Example instructions in ISA

• Ar

• (

This is a small subset of the instructions. For a more complete list, see for example (x86):

https://www.felixcloutier.com/x86/



Estimating performance

Considering just the CPU, we can estimate the time for some program with:

$$CPU\ Time = \frac{Seconds}{Program}$$

$$CPU\ Time = \frac{Instructions}{Program} \times \frac{Cycles}{Instruction} \times \frac{Seconds}{Cycle}$$



Hardware

Basic terminology: Estimating performance

Considering just the CPU, we can estimate the time for some program with:


$$CPU\ Time = \frac{Seconds}{Program}$$

$$CPU\ Time = \frac{Instructions}{Program} \times \frac{Cycles}{Instruction} \times \frac{Seconds}{Cycle}$$

To improve performance:

 $\frac{Instructions}{Program}$

Reduce





Basic terminology: Estimating performance

Considering just the CPU, we can estimate the time for some program with:

$$CPU Time = \frac{Seconds}{Program}$$

$$CPU\ Time = \frac{Instructions}{Program} \times \frac{Cycles}{Instruction} \times \frac{Seconds}{Cycle}$$

To improve performance:

Instructions
Program
Reduce

Cycles
Second

Increase

Increase clock frequency



Trends in computing (Until 2000s)


50 Years of Microprocessor Trend Data Single core: 10⁷ Increasing core frequency **Transistors** (thousands) (clock speed) 10⁶ Single-Thread 10⁵ Performance (SpecINT x 10³) 10⁴ Frequency (MHz) 10³ Typical Power Increased 10² Increased power (Watts) single-core Number of consumption 10¹ performance **Logical Cores** 10⁰ 1970 1980 2020 1990 2000 2010 Need to Year Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten dissipate heat New plot and data collected for 2010-2021 by K. Rupp





Trends in computing (After 2000s)

- Add more cores:
 - Parallel computing!
- Power and frequency both stall
- Number of logical cores increase significantly.
- Requires a re-think of programming paradigms.




Year
Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten
New plot and data collected for 2010-2021 by K. Rupp





Trends in computing (After 2000s)

- Add more cores:
 - Parallel computing!
- Power and frequency both stall
- Number of logical cores increase significantly.
- Requires a re-think of programming paradigms.




Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2021 by K. Rupp






• SISD: <u>Single</u> <u>Instruction stream</u>, <u>Single</u>
<u>Data stream</u>






- SISD: <u>Single Instruction stream</u>, <u>Single</u>
 <u>D</u>ata stream
- MISD: <u>M</u>ultiple <u>I</u>nstruction streams,
 <u>S</u>ingle <u>D</u>ata stream
 - Fault tolerance.
 - Compute on same data multiple times.






- SISD: <u>Single Instruction stream</u>, <u>Single</u>
 <u>Data stream</u>
- MISD: <u>M</u>ultiple <u>I</u>nstruction streams,
 <u>S</u>ingle <u>D</u>ata stream
- SIMD: <u>Single Instruction stream</u>,
 <u>Multiple Data streams</u>.
 - Parallel processing, use single instruction, but process multiple data at once (in parallel)







- SISD: <u>Single Instruction stream</u>, <u>Single</u>
 <u>D</u>ata stream
- MISD: <u>M</u>ultiple <u>I</u>nstruction streams,
 <u>S</u>ingle <u>D</u>ata stream
- SIMD: <u>Single Instruction stream</u>,
 <u>Multiple Data streams</u>.
- MIMD: <u>M</u>ultiple <u>I</u>nstruction streams,
 <u>M</u>ultiple <u>D</u>ata streams





A more representative taxonomy (Duncan's taxonomy)





[Duncan, R, A Survey of Parallel Computer Architectures, Feb, 1990, Computer, Vol.23 (2)]



What are GPUs?




[(2009) Mythbusters demo GPU versus CPU: https://www.youtube.com/watch?v=-P28LKWTzrI]





Multi-core CPU schematic

- Fetching data from main memory is very expensive
- Caches: Intermediate memory level for cores to reduce fetches needed from main memory.
- Caches are used for both instructions and data.
- Hierarchical in nature: Multiple levels, of decreasing size towards the core








Multi-core CPU schematic


- Fetching data from main memory is very expensive
- Caches: Intermediate memory level for cores to reduce fetches needed from main memory.
- Caches are used for both instructions and data.
- Hierarchical in nature: Multiple levels, of decreasing size towards the core





GPU schematic

- Devote more resources (transistors) to data processing than caching and control flow.
- Slower single thread performance, but higher overall throughput.
- Smaller, more specialized instruction set.
- Hide memory latencies with computation.









Differences: CPU v/s GPU

	Typical CPU (compared to GPU)	Typical GPU (compared to CPU)
ISA	Larger, more general instruction set	Smaller, more specialized instruction set
Cores	Few powerful cores	More, less powerful cores
Latency	Low latency	Higher latency
Throughput	Lower throughput	Higher throughput
Parallelism	Lower parallelism	Massive parallelism
Complexity	Suitable for complex tasks	Not suitable for complex tasks











1000 chickens or 1 bull?

Would you prefer 1000 chickens or 1(few) bull(s) to work on your field?

- An argument against parallel computing in

1960/1970s





GPU





1000 chickens or 1 bull?

Would you prefer 1000 chickens or 1(few) bull(s) to work on your field?

- An argument against parallel computing in

1960/1970s






In the modern supercomputing era, the chickens have won, comprehensively.
- Jack Dongarra (Turing Award, 2021)



GPU applications: Simulating physics





[Chapter 29, GPU Gems 3, NVIDIA]



Type text here

GPU applications: Animations





[OpenVDB software catalog]



[Oreilly books]

GPU applications: Deep learning










GPU forte: Matrix-matrix multiplications

$$C = \alpha AB + \beta C$$










[Tensor cores across generations, NVIDIA]




GPU applications: Large language models







GPU applications: Large language models







GPU applications: Large language models

\$ GPT-3		Total weights:	
		175,181,291,520	
Embedding	12,288 50,257 $^{\mathrm{d}}$ embed * $^{\mathrm{m}}$ vocab		=617,558,016
Key	$ m ^{128}$ $ m ^{12,288}$ $ m ^{d}_{query}*d_{embed}*n_{em}$	96 96 heads * n_layers	= 14,495,514,624
Query	$egin{array}{cccccccccccccccccccccccccccccccccccc$	96 96 heads * n_layers	= 14,495,514,624
Value	128 12,288 d_value * d_embed * n_	96 96 heads * n_layers	= 14,495,514,624
Output	12,288 128 d _embed * d _value * n _	96 96 heads * n_layers	= 14,495,514,624
Up-projection	49,152 12,288 n_neurons * d_embed * 1	96 n_layers	= 57,982,058,496
Down-projection	12,288 49,152 d_embed * n_neurons * 1	96 n_layers	= 57,982,058,496
Unembedding	50,257 12,288 12,embed		= 617,558,016


Backup



1. 1941 Konrad Zuse (Z3)

- a. 22-bit word length
- b. Destroyed in WW2
- c. Rebuilt and on display in Deutsches

 Museum in Munich.



[Source: computerhistory.org]





- 1. 1941: Konrad Zuse (Z3)
- 2. 1944: Harvard Mark 1



[Source: computerhistory.org]





- 1. 1941: Konrad Zuse (Z3)
- 2. 1944: Harvard Mark 1
- 3. 1945: ENIAC
 - a. 1000x faster
 - b. Turing-complete
 - c. Re-programmable
 - d. A whole of 500 Flops
 - e. Longest operation without failure: 5 days





- 1. 1941: Konrad Zuse (Z3)
- 2. 1944: Harvard Mark 1
- 3. 1945: ENIAC
- 4. 1951: UNIVAC
 - a. Commercially available
 - b. Later versions programmable in COBOL



[By U.S. Census Bureau employees - https://www.census.gov/history/, Public Domain, https://commons.wikimedia.org/w/index.php?curid=61118833]





- 1. 1941: Konrad Zuse (Z3)
- 2. 1944: Harvard Mark 1
- 3. 1945: ENIAC
- 4. 1951: UNIVAC
- 5. 1956: TX-0
 - a. Fully Transistorized



[Source: computerhistory.org]





- 1. 1941: Konrad Zuse (Z3)
- 2. 1944: Harvard Mark 1
- 3. 1945: ENIAC
- 4. 1951: UNIVAC
- 5. 1956: TX-0
- 6. 1966: IBM System/360
 - a. Popular series of systems
 - b. ~7000kg, ~3500 instr. per sec



[By ArnoldReinhold - Own work, CC BY-SA 3.0, https://commons.wikimedia.org/w/index.php?curid=47096462]





- 7. 1976: Cray-1 supercomputer
 - a. US\$7.9 million
 - b. 160 MFlops
 - c. Serial computation



[By Irid Escent - 20180227_132902, CC BY-SA 2.0, https://commons.wikimedia.org/w/index.php?curid=85791445]





- 7. 1976: Cray-1 supercomputer
- 8. 1977: Apple-II
 - a. Popularized personal computers.
 - b. Millions sold



[Source: computerhistory.org]





- 7. 1976: Cray-1 supercomputer
- 8. 1977: Apple-II
- 9. 1982: Cray X-MP supercomputer
 - a. Parallel vector processor (4 CPUs)
 - b. 800 MFlops
 - c. US\$15 million



[By Photograph by Rama, Wikimedia Commons, CC BY-SA 2.0 fr, https://commons.wikimedia.org/w/index.php?curid=14641017]





Mid-1800s-1930s

Early mechanical computers

1940s

Electronic computers

Mid 1950s

Transistors computers

1970s

Personal computers

















1930s

Electro-Mechanical computers

1950s

The first commercial computers

1960s

The Microchip and the Microprocessor


1980s-1990s

The Early Notebooks and Laptops





GPU applications: Realistic Rendering



© **①** ②