


NOR Gate using RTL

Truth table:

V_A	V_B	V_{out}
0	0	1
0	1	0
1	0	0
1	1	0



Case 1: 0, 0

$I_B = 0$, both transistors are in cutoff. V_{CC} fully goes to V_{out} .
So, $V_{out} = 5V$ ($I_E = 0$)

LOW $\rightarrow 0V$
HIGH $\rightarrow 5V$ } Input

Case 2: $V_A = 5V, V_B = 0$

Case 3: $5V, 5V$

Both transistors satⁿ.

Q_2 cutoff


Q_1 satⁿ $\rightarrow 0.2V$

$V_{out} = 0.2V$ (logic 0)

Both gives 0.2V

same voltage parameters & noise margin as NOT Gate

NAND Gate using DTL



Logic low $\rightarrow 0.2V$

Logic High $\rightarrow 5V$



Assumptions

$V_{BE}(sat) = 0.8V$ (not same as active, was $0.7V$ in active)

$V_{BE}(cut\ in) = 0.5V$ (BE Junction just starts to conduct, what is the voltage required)

$V_{CE}(sat) = 0.2V$

Voltage drop across a conducting diode $= 0.7V$



* BE junction is a diode *

Truth table

approved
by case 1

Truth Table

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Case 1

$$V_A = 0.2V \text{ Low}$$

$$V_B = 5V \text{ HIGH}$$

$$V_C = 5V \text{ HIGH}$$

□ for logic Low, gate transistor is saturated and output is 0.2V

□ for logic HIGH, gate transistor is turned off and output voltage is 5V

$D_B, D_C \rightarrow$ reverse biased

$D_A \Rightarrow$ forward biased

$$V_p = ?$$

A is Low state, its diode D_A conducts

$$\therefore V_p = 0.2 + 0.7 = 0.9V$$

(from input A) (DA voltage drop)

Now, if D_1 and D_2 path conducts, both D_1 and D_2 has to be forward biased.

But, 0.9V is not enough to turn both the diodes ON.

So, Q_1 is turned off.

$$\therefore V_{out} = V_{cc} = +5V$$

$$I_{D1,2} = \frac{5.0}{2.0} = (100) 30V = 5I$$

Whenever any of the input is Low, output will be HIGH

$$I_{D1,2} = I_{D1} + I_{D2} = 5I + 5I = 10I$$

Case 2


$$V_A = 5V$$

$$V_B = 5V$$

$$V_C = 5V$$

We need at least 5.7V in anode side for the diodes to be turned on.

So, $D_A, D_B, D_C \rightarrow$ all reverse biased. OFF



$$0.7 + 0.7 + 0.8V = 2.2V$$

$$V_P = 2.2V$$

$$\therefore V_Y = 0.2V \text{ (LOW)}$$

Values of I_1, I_2, I_B, I_C :

$$I_1 = \frac{V_{CC} - V_P}{R} = \frac{5 - 2.2}{5K} = 0.56mA$$

$$I_2 = \frac{V_{BE(sat)}}{R_B} = \frac{0.8}{5K} = 0.16mA$$

$$I_B = I_1 - I_2 = (0.56 - 0.16)mA = 0.4mA$$

$$I_e = \frac{V_{ce} - V_{ce(sat)}}{R_e} = \frac{5 - 0.2}{2.2K} = 2.18 \text{ mA}$$

□ Purpose of D2 :

An case 2, D2 not required.

But in case 1, V_p was 0.9V.

So, D1 would be turned ON. But, V_{be} would not be enough to turn Q1 ON.

$V_{be} = 0.2V$

Transistor would not reach satⁿ.

But, Diff noises can cause fluctuations.

V_p may change

and V_B can also change and change the Q1 to satⁿ.

So, using two diodes is good design and safe for practical cases (even three are used practically)

□ Purpose of R_e :


Theoretically, fine.

Stores charge in base.

Supply volt changes abruptly.

If measuring V_R without delay

it changes with V_S . But V_C takes time.



Storage time $\uparrow$ Delay of gate $\uparrow$

To decrease storage time, R_B should be decreased.

Similarly, for transistor when V_{be} mode changes, charge stored in base

If inputs changed, $V_p = 2.2V$ to $0.9V$,

cannot change abruptly.

$0.9V \longleftrightarrow 0.8V$

$0.1V$ $\rightarrow$ not enough to turn diodes ON.

But the charge stored must be dissipated somewhere.

Diode path is open ckt now. So this charge

goes through R_B .

We need higher $R_B \rightarrow$ so quickly dissipates


or lower $R_B \rightarrow$ so I_B increases (when all inputs ON, more current goes through R_B)

$\rightarrow$ tradeoff made (somewhere in the middle)



EEE

DTL NOR Gate :



$$0.7 + 0.7 + 0.7 + 0.8 = 2.9V$$

one input NAND Gate → becomes NOT Gate



$$V_{(F.O + B.O)} = 4V$$

$$V_{P.O} =$$

$$V_{P.O} =$$


$$V_{P.O} =$$

$$V_{P.O} =$$

10/3/2019
Page 42
Week 9/10

Transistor-Transistor Logic (TTL)

Multi-emitter transistor



only collector and base pins connected with each other

$$B = 0.7V$$

$$E1 = 5V$$

$$E2 = 5V$$


$$E3 = 0V$$

Because of $E3$, forward biased.

at least one of the Emitters less than $0.7(B)$
means entire thing turned on.

Reverse active mode: CB forward, RE reverse

TTL NAND Gate



(Remove diodes from fig)

Case 1
at least
one LOW

$$\left. \begin{array}{l} A = 0.2V \\ B = 5V \\ C = 5V \end{array} \right\} V_p = (0.2 + 0.7) V = 0.9V$$

A low means that junction turned ON. Forward biased.

For Q_2 , $0.7V$
For Q_3 , $0.7V$
For Q_1 , $0.7V$

$$\left(0.7 + 0.7 + 0.7 \right) V = 2.1V \text{ needed to forward bias}$$

But $V_p = 0.9V$

$\therefore$ Reverse Bias,

Rest ckt $\rightarrow$ open ckt

$$\therefore V_o = V_{cc} = +5V \text{ (HIGH)}$$

Case 2
All HIGH

$$\left. \begin{array}{l} A = 5V \\ B = 5V \\ C = 5V \end{array} \right\} \text{Reverse biased}$$

For Q_1 , $0.7V$ $V_p = 5V$

Q_2 , $0.8V$ (H satn)

Q_3 , $0.8V$ (H satn)

$$(0.7 + 0.8 + 0.8) V = 2.3V$$

$$V_p = 2.3V \text{ needed}$$

enough to turn on get satn

$$V_o = 0.2V$$

* When all inputs high,


Q_2 and Q_3 in satn $\Rightarrow$

Now, one input changed to low,

Now, $V_p = 0.9V$ (from 2.3V)

(active mode)

due to reverse current, that stored charge can be dissipated. This is faster than that R_B in DTL NAND.



$\tau = RC$
if $RC \uparrow$, more time to get dissipated.

□ Purpose of three diodes :

due to noise, can get neg voltage at the input
the diode helps to sth. $94k$

Math

In the ckt of TTL NAND Gate, if all the inputs are in HIGH condition, then determine the emitter current of Q_3

Soln: $V_A = 5V$
 $V_B = 5V$
 $V_C = 5V$

$Q_1 \rightarrow$ reverse active mode
 - BE junction reverse biased
 - CB junction forward biased

$$V_P = V_{BC1} + V_{BE2} + V_{BE3}$$

$$= 0.7 + 0.8 + 0.8$$

$$= 2.3V$$

$$I_{B1} = \frac{V_{CC} - V_P}{4K\Omega} = \frac{5 - 2.3}{4K} = 0.675mA$$

$$I_{E1} \approx 0$$

$$0 = I_{B1} + I_{C1}$$

$$\Rightarrow I_{B1} = -I_{C1} \quad (\text{opposite direction})$$


$$= I_{B2}$$

$$= 0.675mA$$

$$V_{BE3} \approx V_{B3} = 0.8V$$

$$\frac{I_R}{I_{1K\Omega}} = \frac{V_{B3}}{1K\Omega} = \frac{0.8V}{1K} = 0.8mA$$

$$V_{C2} = V_{B3} + V_{CE2} = 0.8 + 0.2 = 1V$$



$$I_{C2} = \frac{V_{CC} - V_{E2}}{1.4k} = \frac{5 - 1}{1.4k} = 2.86 \text{ mA}$$

$$I_{E2} = I_{B2} + I_{C2} = (0.675 + 2.86) = 3.53 \text{ mA}$$

$$I_{B3} = I_{E2} - I_{IK} = 3.53 - 0.8 = 2.73 \text{ mA}$$

$$I_{C3} = \frac{V_{CC} - 0.2}{4k} = \frac{5 - 0.2}{4k} = 1.2 \text{ mA}$$

$$I_{E3} = I_{B3} + I_{C3} = 2.73 + 1.2$$

$$= 3.93 \text{ mA}$$

EEE

④ TTL: Improvement in output stages

Load Capacitance: Total capacitance that the output of a logic gate must charge or discharge during a logic transition.

(HIGH $\leftrightarrow$ LOW)


This capacitance introduces delays in signal transitions, limiting switching speed.

Sources of Load Capacitance

→ Every TTL input pin behaves like a small capacitor due to the base-emitter junction of the input BJT.

{ in reverse biased condition $\rightarrow$ capacitance due to depletion region acting as dielectric between two charge regions. }

→ The physical wires or PCB traces connecting gates act like capacitors between trace to GND, trace / signal line to adjacent signal lines.



❑ TTL output must charge and discharge this load capacitance every time the logic level changes.

❑ If passive pull up resistor R_C is used for this purpose →

time constant $R_C C_L$ is high, causing long delay time when logic level experiences a transition.

* When $5 \rightarrow 0.2V$


effective resistance is low, time constant is low

* BUT when $0.2 \rightarrow 5V$

effective resistance is high, time constant is high

- Why not just use low R_C ?
 → problem in other cases — i.e. what

• Solution: Totem pole config.



Let, $V = 0.2V$ (LOW condition)

When $V_A = V_B = V_C = 5V$

$Q_2 \rightarrow 0.8V$ (sat)

$Q_3 \rightarrow 0.8V$ (sat)

$V_{C2} = V_{CE2}(\text{sat}) + V_{BE3}(\text{sat})$

$V_{C2} = 0.2V + 0.8V$

$= 1V$

$V_{B4} = V_{C2} = 1V$ [as B_4 and C_2 are same node]

Ideally, we want Q_4 turned off. [If both turned on, unnecessary current flow]

But is that happening?

→ if no diode D_1 , $V_{C2} = V_{B4} = 1V$

$\therefore V_{E4} = 0.2V$ (since Q_3 sat)

$\therefore V_{BE4} = V_{B4} - V_{E4} = 0.8V$ (enough for sat)

this is why, diode is there. it will see how you

Now, both diode and Q_1 have to be turned ON: $\leftarrow$
using 0.8V. Not possible so turned OFF.

Now, can dissipate charge using other path.

Transition

change one input to LOW

$$V_{B1} = 0.9V$$

not enough to turn ON Q_2, Q_3 .

So, $Q_2, Q_3 \rightarrow$ cutoff

gen. ch. path

Direct $V_{cc} = 5V$ comes to V_{B4} . Q_4 is saturated

output should be 5V. But

takes time for capacitor to charge up to 5V.

How?

$\rightarrow Q_4$ Needs to be active/saturated

$$V_{B4}: 0.8V$$


$$V_{B4}: 0.7V$$

$$V_{B4}: 0.2V$$

$$V_{B4}: 0.7V \text{ needed.}$$

supply - 5V. Yes, possible.

$$\rightarrow V_{CE4} = 0.2V \text{ (sat)}$$



$$I_x = \frac{5 - 0.2 - 0.7 - 0.2}{100}$$

it keeps increasing, reducing I_x

$$I_x = I_{C4}$$

collector current reducing means transistor is going toward active from sat'n. Then at an equilibrium, both Q_4 and diode at a state bet'n ON and OFF, $V_o = 3.9V$.

charging up will stop when no current

↓
diode and Q_4 turned OFF

$$\begin{aligned} V_o &= V_{cc} - V_{BE4} \text{ (cut in)} - V_{D0} \text{ (cut in)} \\ &= 5 - 0.5 - 0.6 \\ &= 3.9V \end{aligned}$$

$$\begin{aligned} V_{C2} &= 5V \\ V_{C3} &= 3.9V \end{aligned}$$

sacrificed some less volt at output in HIGH in totem pole.

⊗ Purpose of 100Ω resistor:

at a time, Q_3, Q_4 should not turn ON.

But for smol time, it can happen. ↘ if didn't have the resistor huge amount of current I_x .

Q_4 should turn ON earlier.