

CSU22022 Computer Architecture I

Prof. Michael Manzke

Processor Assignment: Full Project

20th November 2022

Version 1.0

The Schematics on the following pages depict the Processor that you need to implement. You need to build a new project in Vivado to run simulations and generate schematics for all entities of the assignment.

You Vivado project should be named “CPU_XXXXXXXX”, with XXXXXXXXX as your student number. **Save you Datapath project milestone and import the entities from the project into your CPU_XXXXXXXX project.**

The project requires the following entities. Please see tables and schematics on the following page.

For details regarding the implementation of the Datapath see:

- Assignment - Project Milestone Register File
- Processor Assignment: Project Milestone Datapath


Number of Instantiations		
	Instantiation Name	Entity Name
Processor		
1		CPU_Processor_XXXXXXX
Datapath		
1	Datapath	DP_Datapath_XXXXXXX
Register File		
1	RegFile	RF_RegisterFile_32_15_XXXXXXX
1	DestReg_Decoder	RF_DestReg_Decoder_XXXXXXX
1	DestTempReg_Decoder	RF_TempDestReg_Decoder_XXXXXXX
32 15 1	RegisterXX, XX=00 to 31 TempRegXX, XX=01 to 15 PC *	RF_Register32Bit_XXXXXXX
1 1	Mux32_A Mux32_B	RF_Mux32_32Bit_XXXXXXX
1 1	Mux16_A Mux16_B	RF_Mux16_32Bit_XXXXXXX
		* used in processor

Number of Instantiations		
	Instantiation Name	Entity Name
Functional unit		
1	FunctionalUnit	DP_FunctionalUnit_XXXXXXX
1	ALU	DP_ArithmeticLogicUnit_XXXXXXX
32	BITXX, XX=00 to 31	DP_FullAdder_XXXXXXX
1	Adder	DP_RippleCarryAdder32Bit_XXXXXXX
1	Adder *	
32	BITXX, XX=00 to 31	DP_SingleBit_B_Logic_XXXXXXX
1	BLogic	DP_32Bit_B_Logic_XXXXXXX
32	BITXX, XX=00 to 31	DP_SingleBit_LogicCircuit_XXXXXXX
1	LogicCircuit	DP_32Bit_LogicCircuit_XXXXXXX
32	BITXX, XX=00 to 31	DP_Mux3_1Bit_XXXXXXX
1	CFlagMux	DP_ShifterCFlagMux2_1Bit_XXXXXXX
1	Shifter	DP_Shifter_XXXXXXX
1	C_Flag	DP_CFlagMux2_1Bit_XXXXXXX
1	Z_Flag	DP_ZeroDetection_XXXXXXX
1	MuxB	CPU_Mux2_32Bit_XXXXXXX
1	MuxD	
1	MuxF	
1	ALUMux	
1	PL_PI_Mux *	
1	ResetMux *	
1	MuxM *	
		* used in processor

Number of Intantiations		
	Instantiation Name	Entity Name
Processor		
1	RAM	CPU_RAM_XXXXXXX
1	ControlROM	CPU_ControlMemory_XXXXXXX
1	InstReg	CPU_IR_XXXXXXX
1	ZeroFill	CPU_ZeroFill_XXXXXXX
1	PC	CPU_PC_XXXXXXX
1	SignExt	CPU_SignExtend_XXXXXXX
1	MuxS	CPU_SMux_XXXXXXX
1	MuxC	CPU_Mux2_17Bit_XXXXXXX
1	CAR	CPU_CAR_XXXXXXX
1	CFlag	CPU_DFlipFlop_XXXXXXX
1	VFlag	
1	NFlag	
1	ZFlag	
1	StatReg	CPU_StatusRegister_XXXXXXX

Number of Intantiations		
Instantiation Name		
Entity Name		
Processor Tests		
1		CPU_Processor_Test01_XXXXXXXX
1		CPU_Processor_Test02_XXXXXXXX
1		CPU_Processor_Test03_XXXXXXXX
1		CPU_Processor_Test04_XXXXXXXX

FS Code												
FS					MF Select	G Select				H Select		Micro-operation
S3 FS(4)	S2 FS(3)	S1 FS(2)	S0 FS(1)	C FS(0)	S3	S2	S1	S0	C	S2	S1	
0	0	0	0	0	0	0	0	0	0	0	0	F = A
0	0	0	0	1	0	0	0	0	1	0	0	F = A + 1
0	0	0	1	0	0	0	0	1	0	0	0	F = A + B
0	0	0	1	1	0	0	0	1	1	0	0	F = A + B + 1
0	0	1	0	0	0	0	1	0	0	0	1	F = A + NOT(B)
0	0	1	0	1	0	0	1	0	1	0	1	F = A + NOT(B) + 1
0	0	1	1	0	0	0	1	1	0	0	1	F = A - 1
0	0	1	1	1	0	0	1	1	1	0	1	F = A
0	1	0	0	0	0	1	0	0	0	1	0	F = A AND B
0	1	0	1	0	0	1	0	1	0	1	0	F = A OR B
0	1	1	0	0	0	1	1	0	0	1	1	F = A XOR B
0	1	1	1	0	0	1	1	1	0	1	1	F = NOT(A)
1	0	0	0	0	1	0	0	0	0	0	0	F = B
1	0	1	0	0	1	0	1	0	0	0	1	F = srB
1	1	0	0	0	1	1	0	0	0	1	0	F = slB



For more detail see CPU_Protessor_XXXXXXX_Schematic01.pdf


Once your Datapath is fully working, you must implement the following entities. Do not connect these entities to the Datapath. Please follow the order specified in the Checklist (CSU22022 Processor Project 2022-2023 Checklist V1.0.pdf)

Lecture note 14-CSU22022_processor_fourteenth_lecture_2022_2023.pdf provides information regarding the implementation of the CPU_RAM_XXXXXXX. Your design should have 128 memory addresses (using the 7 least significant bits of the 32 bit address).

Lecture note 15-CSU22022_processor_fiveteenth_lecture_2022_2023.pdf provides information regarding the implementation of the CPU_ControlMemory_XXXXXXX. Your design should have 128 memory addresses (using the 7 least significant bits of the 17 bit address).


Number of Instantiations		
	Instantiation Name	Entity Name
Processor		
1	RAM	CPU_RAM_XXXXXXX
1	ControlROM	CPU_ControlMemory_XXXXXXX
1	InstReg	CPU_IR_XXXXXXX
1	ZeroFill	CPU_ZeroFill_XXXXXXX
1	PC	CPU_PC_XXXXXXX
1	SignExt	CPU_SignExtend_XXXXXXX
1	MuxS	CPU_SMux_XXXXXXX
1	MuxC	CPU_Mux2_17Bit_XXXXXXX
1	CAR	CPU_CAR_XXXXXXX
1 1 1 1	CFlag VFlag NFlag ZFlag	CPU_DFlipFlop_XXXXXXX
1	StatReg	CPU_StatusRegister_XXXXXXX

CPU_PC_XXXXXXXXXX



For more details see CPU_PC_XXXXXXXXXX_Schematic01.pdf


CPU_StatusRegister_XXXXXXX




For more details see `CPU_StatusRegister_XXXXXXX_Schematic01.pdf`

Once we have build and tested all these entities, we will then build the processor incrementally in five steps:


CPU_Protessor_Test01_XXXXXXX




For more details see CPU_Protessor_Test01_XXXXXXX_Schematic01.pdf



For more details see CPU_Processor_Test02_XXXXXXX_Schematic01.pdf




For more details see CPU_Processor_Test03_XXXXXXX_Schematic01.pdf



For more details see CPU_Processor_Test04_XXXXXXX_Schematic01.pdf

CPU_Processor_XXXXXXX



For more details see CPU_Processor_XXXXXXX_Schematic01.pdf

A detailed simulation procedure is coming soon!