

# An Ultra-Low Power CMOS Subthreshold Voltage Reference with Temperature Coefficient Compensation



Yuxuan Huang, Ruihuang Wu, Bingjun Xiong, Zhipeng Li, Jia Liu, Yun Zou, Jingjing Liu, and Xinghua Sun

**Abstract** This paper presents a nanowatt voltage reference (VR) with an ultra-low power consumption temperature coefficient compensation. All transistors are biased in the subthreshold region to reduce the power consumption of the proposed VR circuit. The complementary-to-absolute-temperature (CTAT) voltage and proportional-to-absolute-temperature (PTAT) voltage are mainly generated by two NMOS transistors with different threshold voltages. At the same time, a simple temperature compensation circuit is designed to optimize the temperature coefficient at high temperatures, so that the circuit can generate a reference voltage with a wider temperature range and a lower temperature coefficient. The proposed VR circuit is fabricated in a 0.18- $\mu\text{m}$  CMOS process with a silicon area of only 0.022 mm<sup>2</sup>. Theoretical analysis and post-layout simulation results verified the reliability and performance improvement of circuit operation. The proposed VR circuit generates a

---

Y. Huang · R. Wu · B. Xiong · Z. Li · J. Liu · Y. Zou · J. Liu (✉) · X. Sun  
School of Electronics and Communication Engineering, Sun Yat-Sen University, Shenzhen, China  
e-mail: [liujj77@mail.sysu.edu.cn](mailto:liujj77@mail.sysu.edu.cn)

Y. Huang  
e-mail: [huangyx295@mail2.sysu.edu.cn](mailto:huangyx295@mail2.sysu.edu.cn)

R. Wu  
e-mail: [wurh29@mail2.sysu.edu.cn](mailto:wurh29@mail2.sysu.edu.cn)

B. Xiong  
e-mail: [xiongbj@mail2.sysu.edu.cn](mailto:xiongbj@mail2.sysu.edu.cn)

Z. Li  
e-mail: [lizhp57@mail2.sysu.edu.cn](mailto:lizhp57@mail2.sysu.edu.cn)

J. Liu  
e-mail: [liujia49@mail.sysu.edu.cn](mailto:liujia49@mail.sysu.edu.cn)

Y. Zou  
e-mail: [zouy83@mail2.sysu.edu.cn](mailto:zouy83@mail2.sysu.edu.cn)

X. Sun  
e-mail: [sunxinghua@mail.sysu.edu.cn](mailto:sunxinghua@mail.sysu.edu.cn)

reference voltage of 308.21 mV with a temperature coefficient of 6.42 ppm/°C over a wide temperature range of  $-40 \sim 40$  °C. The power consumption of the circuit is 7.04 nW. The voltage line sensitivity (LS) is 0.099%/V.

**Keywords** Voltage reference · Low power · Low supply voltage · Temperature compensation · Temperature coefficient · Subthreshold

## 1 Introduction

Nowadays, the Internet of Things (IoT) technology is developing rapidly. The IoT sensors are developed for small size, low voltage, and low power, or even self-powered by harvesting energy from the environment. So, we need to design a voltage reference circuit with good performance and meet the requirements of low voltage and low power consumption. A voltage reference circuit is a very basic module in the analog circuit field. The performance of a voltage reference circuit often affects the overall performance of the entire system. The VR circuit needs to generate a stable voltage independent of process, power supply voltage, and temperature under the condition of low and unstable power supply voltage and low power consumption. Therefore, sub-threshold CMOS voltage reference circuits have attracted more and more attention in recent years.

Sub-threshold CMOS circuits using leakage currents are becoming more widely used [1], as well as in reference circuits. In 2012, with the introduction of a two-transistor voltage reference using leakage currents, the power consumption and power supply of the VR circuit were reduced without the use of bipolar junction transistors (BJT) [2]. Then, based on the two-transistor structure, the bias current can be set and a stable reference circuit can be built by taking advantage of the virtual short characteristic of the input end of the operational amplifier (OPA). However, their power consumption is relatively high [3–6]. In 2020, a self-biased reference circuit based on the two-transistor structure without amplifiers and start-up circuits was proposed. It has advantages in power consumption and start-up time, but the temperature coefficient is only 62 ppm/°C [7]. In 2022, a voltage reference circuit combining sub-threshold transistors and BJTs was proposed, but due to the use of BJT transistors, power consumption is relatively high, and minimum power supply voltage is limited [8].

To solve some of the problems mentioned above, this work proposes a CMOS subthreshold voltage reference circuit using a temperature compensation circuit, without BJT transistors. The rest of the paper is organized as follows, Section 2 discusses the proposed design and working mechanism. Section 3 describes the simulation results and the performance of the proposed VR circuit. Section 4 concludes the work.

## 2 The Proposed Voltage Reference Circuit

The CMOS subthreshold voltage reference circuit proposed in this work is shown in Fig. 1. This circuit includes a start-up circuit, a bias circuit, an OPA circuit, a VR core circuit, and a temperature compensation circuit. The start-up circuit includes  $M_{S1}$ ,  $M_{S2}$ , and  $M_{S3}$ , which can make the circuit deviate from the original zero bias point into the normal operation state, wherein  $M_{S1}$  acts as a capacitor. When the power supply is just powered on, the voltage reference output voltage value is zero. At this time  $M_{S3}$  is turned off, through continuous charging. When the gate voltage of  $M_{S2}$  increases, it causes  $M_{S2}$  to be turned on. And then all the gate voltages of  $M_{P5}$  and  $M_{P6}$  are pulled down. The two branches of the VR core circuit start to flow current, and this current is copied to each branch of the voltage reference circuit through the current mirrors. Finally, the circuit starts to work normally. When the output voltage reference is greater than the  $V_{TH}$  of  $M_{S3}$ ,  $M_{S3}$  is turned on and the gate voltage of  $M_{S2}$  is pulled down. So  $M_{S2}$  is turned off and the start-up circuit is turned off. The low-temperature coefficient of the circuit is mainly realized by the temperature compensation circuit, which adjusts the voltage deviation of the output voltage of the voltage reference core circuit at high temperatures.

### 2.1 Operating Principle

All the transistors in the circuit are biased in the sub-threshold region. The purpose is to reduce the power supply voltage and power consumption. Among them,  $M_{N8}$  and  $M_{N11}$  are thick-oxide NMOS, and the rest are thin-oxide transistors. The main part of the voltage reference circuit can generate PTAT voltage and CTAT voltage for first-order temperature coefficient compensation. The drain current of the subthreshold transistor is as follows:




Fig. 1 Proposed CMOS subthreshold voltage reference

$$I_D = \mu_n C_{OX} (m - 1) K V_T^2 \exp\left(\frac{V_{GS} - V_{TH}}{m V_T}\right) \left(1 - \exp\left(\frac{-V_{DS}}{V_T}\right)\right) \quad (1)$$

where  $\mu_n$  is the mobility of the electrons,  $C_{OX}$  is the gate-oxide capacitance per unit area,  $V_{TH}$  is the threshold voltage of the transistor,  $K$  is the aspect ratio ( $=W/L$ ) of the transistor,  $V_T = k_B T/q$  is the thermal voltage,  $k_B$  is the Boltzmann constant, and  $T$  is absolute temperature,  $q$  is the elementary charge, and  $m$  is the subthreshold slope factor. In the derivation process, it can be approximated that the  $C_{OX}$  and  $V_{TH}$  of the same type of NMOS transistors are equal, and the subthreshold slope factor  $m$  of all NMOS transistors is the same. When  $V_{DS} \geq 3V_T$ , the drain current of the transistor in the subthreshold region can be approximated as:

$$I_D = \mu_n C_{OX} (m - 1) K V_T^2 \exp\left(\frac{V_{GS} - V_{TH}}{m V_T}\right) \quad (2)$$

Since the drain current of  $M_{N7}$  and  $M_{N8}$  are equal,  $I_{DN7} = I_{DN8}$ . There is a threshold voltage difference between  $M_{N7}$  and  $M_{N8}$ , the voltage of node N is as follows:

$$V_N \approx (V_{THN8} - V_{THN7}) + m V_T \ln\left(\frac{C_{OXN7} K_{N7}}{C_{OXN8} K_{N8}}\right) \quad (3)$$

It can be seen that the voltage of the node N is independent of the branch current. Due to the use of NMOS transistors with different gate oxide thicknesses, there is a threshold voltage difference  $\Delta V_{TH}$  between them, and the difference in threshold voltage generates a CTAT voltage:

$$\Delta V_{TH} = \Delta V_{TH0} + (\alpha_{N8} - \alpha_{N7})(T - T_0) \quad (4)$$

where  $\alpha$  is the first-order temperature coefficient of the threshold voltage, and  $\alpha < 0$ .  $\Delta V_{TH0}$  is the threshold voltage difference at normal temperature, and  $T_0$  is the normal temperature of 300 K. At the same time, the  $\Delta V_{TH}$  has a negative temperature coefficient reduced by  $(\alpha_{N8} - \alpha_{N7})$ . The slope of the thermal voltage  $V_T$  generating PTAT voltage does not need to be too large to offset the first-order temperature coefficient. So, it can also reduce the number of PTAT stages. According to the characteristics of the operational amplifier, the voltage at node P is forced to be the same as the node N, so the bias current  $I_{bias}$  is:

$$I_{bias} = \mu_n \frac{C_{OXN9} C_{OXN7}}{C_{OXN8}} (m - 1) \left(\frac{K_{N9} K_{N7}}{K_{N8}}\right) V_T^2 \exp\left(\frac{V_{THN8} - V_{THN7} - V_{THN9}}{m V_T}\right) \quad (5)$$

The final output voltage reference is generated by  $I_{OUT}$ , and  $I_{OUT} = I_8 - I_C$ , where  $I_8$  is the current copied by  $I_{bias}$  through the current mirror.  $I_C$  is the compensation current generated by the temperature compensation circuit, which is used to

compensate for the temperature coefficient at high temperatures. Finally, the voltage reference output value generated by  $I_{OUT}$  through the active load  $M_{N12}$  is as follows:

$$V_{REF} \approx V_{THN12} + mV_T \ln \left[ \frac{C_{OXN7} K_{N7} K_{N9} K_{P8}}{C_{OXN8} K_{N8} K_{P6} K_{N12}} \exp \left( \frac{V_{THN8} - V_{THN7} - V_{THN9}}{mV_T} \right) - \frac{K_{N7} K_{N9} K_{P7} K_{N11}}{K_{N8} K_{P6} K_{N10} K_{N12}} \exp \left( \frac{-V_{THN7}}{mV_T} \right) \right] \quad (6)$$

It can be seen that in the low-temperature range,  $V_T$  is small, and  $\exp(-V_{THN7}/mV_T) = K_C$  can be ignored. Then (6) can be approximate to be (7).

$$V_{REF} \approx V_{THN8} - V_{THN7} + mV_T \ln \left[ \frac{C_{OXN7} K_{N7} K_{N9} K_{P8}}{C_{OXN8} K_{N8} K_{P6} K_{N12}} \right] \quad (7)$$

In the low-temperature range,  $V_{REF}$  is similar to the voltage of node N. The CTAT voltage and the coefficient-controllable PTAT voltage can be superimposed to eliminate the first-order temperature coefficient by adjusting the transistors' size. When the circuit is in a high-temperature range, the voltage is no longer dominated by the first-order temperature coefficient. As the temperature rises, the temperature coefficient needs to be compensated. With the continuous increase of  $V_T$ ,  $K_C$  can no longer be ignored and the continuously increasing voltage reference output is reduced. Therefore, the temperature performance and operating temperature range of the circuit are effectively improved. The PTAT voltage, which is used to compensate for the first-order coefficient of CTAT, depends on  $K_{N7}$ ,  $K_{N8}$ ,  $K_{N9}$ ,  $K_{P6}$ , and  $K_{P8}$  parameters. The current  $I_C$  is used to compensate for the high-temperature coefficient of the circuit, which is determined by  $K_{N7}$ ,  $K_{N8}$ ,  $K_{N9}$ ,  $K_{P6}$ ,  $K_{P7}$ ,  $K_{N10}$ ,  $K_{N11}$ , and  $K_{N12}$  parameters. At the same time, the power consumption of the entire circuit is also determined by each transistor's size, so the optimal size of each transistor is a balance between performance and power.

## 2.2 Analysis of LS

Both LS and PSRR are key indicators that need to be paid attention to in voltage reference circuits. In low-voltage and low-power applications, the operating bandwidth of transistors in the subthreshold region is low, resulting in poor PSRR performance and greater impact from power supply voltage disturbances. Therefore, the improvement of these indicators is particularly critical. The index LS to evaluate the dependence of  $V_{REF}$  on the change of direct current (DC) voltage is defined as:

$$LS = \frac{\Delta V_{REF}}{\Delta V_{DD} \times V_{REF}} \times 100\% \quad (8)$$

where  $\Delta V_{DD}$  and  $\Delta V_{REF}$  are respectively the power supply voltage range in which the reference voltage circuit works normally and the corresponding reference voltage output variation range. It can be seen from the derivation of (6) that as long as the drain-source voltage  $V_{DS}$  of the NMOS transistor in the circuit is greater than or equal to  $3V_T$ , the reference voltage output does not depend on the change of supply voltage. However, in the derivation process, the current mirror circuits are regarded as ideal devices, and all actual LS will depend on the LS of the current mirror transistors.

### 3 Post-simulation Results

The proposed voltage reference circuit is implemented by all MOSFET, and designed using a standard 0.18- $\mu\text{m}$  CMOS process. Figure 2 shows the circuit layout, the area occupied by the circuit is 0.022 mm<sup>2</sup>, which includes 4.5 pF output capacitance  $C_{OUT}$  and 1.7 pF compensation capacitance  $C_C$ . Figure 3 shows the simulation results of the temperature performance with and without the temperature compensation circuit. It can be seen that without the temperature compensation circuit,  $V_{REF}$  rises rapidly at high temperatures, limiting the circuit's temperature performance and operating temperature range. The proposed VR circuit has an improved temperature coefficient in the high-temperature range. The temperature compensation circuit compensates for the rapidly increasing  $V_{REF}$  under high-temperature conditions and realizes the temperature coefficient compensation. Finally, the temperature coefficient of the circuit is reduced to 6.42 ppm/ $^{\circ}\text{C}$ , and the operating temperature range of the proposed VR circuit is increased to  $-40 \sim 140$   $^{\circ}\text{C}$ .

Figure 4 shows the post-simulation results of voltage line sensitivity. When the power supply voltage is 0.7–2.2 V, the LS of the proposed VR circuit is only 0.099%/V at room temperature (25  $^{\circ}\text{C}$ ). Figure 5 shows the power consumption performance of the mentioned voltage reference circuit at different temperatures when the power supply voltage is 1 V. It can be seen that the power consumption at room temperature is as low as 7.04 nW. Figures 6 and 7 show the start-up time at 25  $^{\circ}\text{C}$  and  $-40$   $^{\circ}\text{C}$ , respectively. The start-up time of the circuit is about 1.3 ms at room temperature.

Table 1 summarizes the performance comparison of low-power reference circuits that have been reported in recent years. With the introduction of an efficient temperature compensation circuit, the circuit can achieve a good temperature coefficient performance in a wide temperature range of  $-40$   $^{\circ}\text{C}$  to 140  $^{\circ}\text{C}$ , while also maintaining low power consumption. Additionally, as the proposed design utilizes an OPA, the circuit exhibits low LS. After integrating the start-up circuit, the start-up time at room temperature has been reduced to 1.3 ms. At the same time, even if the circuit adds a compensation capacitor and an output capacitor, it occupies a smaller area in the same type of circuit.




Fig. 2 Layout of the proposed reference




Fig. 3 Comparison of simulated  $V_{REF}$  with and without temperature compensation circuit




Fig. 4 Post-simulation of LS of the proposed circuit at room temperature




Fig. 5 Post-simulated power consumption at different temperatures

## 4 Conclusion

This paper presents a subthreshold voltage reference circuit with an efficient temperature coefficient compensation. The voltage reference is generated by two NMOS transistors with different threshold voltages to preliminarily offset of low-order temperature coefficient. A simple and low-power temperature compensation circuit is employed to further enhance its temperature performance and range. The circuit is fabricated in a 0.18- $\mu\text{m}$  CMOS process. A theoretical analysis has been conducted.






Fig. 6 Post-simulated start-up time at room temperature




Fig. 7 Post-simulated start-up time at -40 °C

Post-layout simulation results demonstrate that, even under significant variations in power supply voltage and temperature conditions, the circuit maintains a relatively stable voltage output. Additionally, the power consumption of this circuit is very low, which has advantages compared to similar circuits. In conclusion, this circuit offers a practical solution for low-voltage, low-power IoT sensor applications.

**Table 1** Performance summary and comparison with other works

|                         | This work <sup>a</sup> | JSSC' 2021 [7] <sup>b</sup> | TCASII' 2018 [6] <sup>b</sup> | ISCAS' 2022 [8] <sup>c</sup> | ISCAS '2020 [9] <sup>b</sup> | JSSC' 2013 [10] <sup>b</sup> | TCASII'2018 [11] <sup>b</sup> |
|-------------------------|------------------------|-----------------------------|-------------------------------|------------------------------|------------------------------|------------------------------|-------------------------------|
| Technology (nm)         | 180                    | 180                         | 180                           | 130                          | 180                          | 180                          | 180                           |
| Type                    | CMOS                   | CMOS                        | CMOS                          | Sub-BGR                      | Sub-BGR                      | Sub-BGR                      | CMOS                          |
| Supply Voltage (V)      | 0.7–2.2                | 0.9–1.8                     | 0.4–1.8                       | 0.9                          | 0.65                         | 0.7–1.8                      | 0.6–2.0                       |
| Power (mW)              | 7.04                   | 1.8                         | 9.6                           | 30                           | 1                            | 52.5                         | 30.5                          |
| V <sub>REF</sub> (mV)   | 308.21                 | 261                         | 210                           | 474                          | 260                          | 548                          | 218.3                         |
| Temp. Range (°C)        | –40 ~ 140              | –40 ~ 130                   | –40 ~ 140                     | –20 ~ 80                     | –50 ~ 85                     | –40 ~ 120                    | –40 ~ 125                     |
| TC (ppm/°C)             | 6.42                   | 62                          | 82                            | 19                           | 95                           | 114                          | 23.5                          |
| LS (%/V)                | 0.099                  | 0.013                       | 0.027                         | 0.1                          | 0.23                         | N/A                          | 0.4                           |
| 1 % Settling Time (ms)  | 1.3                    | 0.2                         | N/A                           | N/A                          | N/A                          | 6                            | N/A                           |
| Area (mm <sup>2</sup> ) | 0.022                  | 0.005                       | 0.021                         | 0.04                         | 0.075                        | 0.0246                       | 0.075                         |

<sup>a</sup> Post-simulation results, <sup>b</sup> Measured results, <sup>c</sup> Simulation results

**Acknowledgements** This work is supported by the National Science Foundation of China with project number 62174181.

## References

1. Anjana R, Somkuwar AK (2012) Minimizing the sub threshold leakage for high performance CMOS circuits using novel stacked sleep transistor technique. *Int J Electr Electron Eng Telecommun* 1(1):76–82
2. Seok M, Kim G, Blaauw D, Sylvester D (2012) A portable 2-transistor picowatt temperature-compensated voltage reference operating at 0.5 V. *IEEE J Solid-State Circuits* 47(10):2534–2545
3. Wang L, Zhan C (2019) A 0.7-V 28-nW CMOS subthreshold voltage and current reference in one simple circuit. *IEEE Trans Circuits Syst I: Regul Pap* 66(9): 3457–3466
4. Wang L, Zhan C, Lin J, Zhao S, Zhang N (2021) A 0.9-V 22.7-ppm/°C sub-bandgap voltage reference with single BJT and two resistors. In: 2021 IEEE international symposium on circuits and systems (ISCAS), Daegu, Korea, 2021, pp 1–4
5. Wang L, Zhan C, Tang J, Liu Y, Li G (2018) A 0.9-V 33.7-ppm/°C 85-nW sub-bandgap voltage reference consisting of subthreshold MOSFETs and single BJT. *IEEE Trans Very Large Scale Integr (VLSI) Syst* 26(10):2190–2194
6. Liu Y, Zhan C, Wang L, Tang J, Wang G (2018) A 0.4-V wide temperature range All-MOSFET subthreshold voltage reference with 0.027%/V line sensitivity. *IEEE Trans Circuits Syst II: Express Briefs* 65(8):969–973
7. Shao C-Z, Kuo S-C, Liao Y-T (2021) A 1.8-nW, −73.5-dB PSRR, 0.2-ms startup time, CMOS voltage reference with self-biased feedback and capacitively coupled schemes. *IEEE J Solid-State Circuits* 56(6):1795–1804
8. Shetty D, Steffan C, Bösch W, Grosinger J (2022) Ultra-low-power IoT 30nW 474mV 19 ppm/°C voltage reference and 2 nA 470 ppm/°C current reference. In: 2022 IEEE international symposium on circuits and systems (ISCAS), Austin, TX, USA, 2022, pp 843–847
9. Chowdary G, Kota K, Chatterjee S (2020) A 1-nW 95-ppm/°C 260-mV startup-less bandgap-based voltage reference. In: 2020 IEEE international symposium on circuits and systems (ISCAS), Seville, Spain, 2020, pp 1–4
10. Osaki Y, Hirose T, Kuroki N, Numa M (2013) 1.2-V supply, 100-nW, 1.09-V bandgap and 0.7-V supply, 52.5-nW, 0.55-V subbandgap reference circuits for nanowatt CMOS LSIs. *IEEE J Solid-State Circuits* 48(6):1530–1538
11. Huang C, Zhan C, He L, Wang L, Nan Y (2018) A 0.6-V minimum-supply, 23.5 ppm/°C subthreshold CMOS voltage reference with 0.45% variation coefficient. *IEEE Trans Circuits Syst II: Express Briefs* 65(10): 1290–1294