# A 3.7-nW 248-ppm/°C Subthreshold Self-Biased CMOS Current Reference

Jingjing Liu<sup>®</sup>, Yuxuan Huang, Weijie Ge, Wenji Mo, Yuchen Wang, Feng Yan<sup>®</sup>, Kangkang Sun, Bingjun Xiong, Zhipeng Li, and Jian Guan

Abstract—A modified self-biased  $\beta$ -multiplier-based current reference (CR) circuit is proposed for ultralow-power Internet of Things (IoT) application and is realized without any resistors, bipolar junction transistors (BJTs), or operational amplifiers (OPAs). The proposed CR circuit directly generates the reference current from a modified  $\beta$ -multiplier, which is biased by a stacked diode-connected MOS transistor (SDMT)-based compensated through a complementary-to-absolute temperature (CTAT) voltage. The proposed CR is implemented in a standard 0.18- $\mu$ m CMOS process with an active area of 0.0069 mm² and almost all transistors operate in the subthreshold region. Measurement results show that the temperature coefficient (TC) of the CR is 248 ppm/°C in a temperature range from -40 °C to 125 °C. The proposed CR exhibits a line sensitivity (LS) of 0.33%/V within the supply voltage range of 0.8–1.4 V. The output of the CR at room temperature (25 °C) is 1.84 nA with a power consumption of 3.7 nW.

*Index Terms*—CMOS, current reference (CR), line sensitivity (LS), low power, self-biased, stacked diode-connected MOS transistor (SDMT), subthreshold, temperature coefficient (TC).

## I. INTRODUCTION

In recent years, there has been an increasing need for ultralow-power solutions to sustain the operation of the Internet of Things (IoT) nodes. They need to run for a long time with low-capacity batteries or energy-harvesting platforms [1]. A reference circuit needs to generate stable currents or voltages that are independent of process variations, power supply voltages, and temperature fluctuations (PVT). To achieve performance optimization and low power consumption, the difference between gate-source voltages ( $\Delta V_{\rm GS}$ ) is used to obtain a voltage reference [2].

Current references (CRs) are also fundamental components in the IoT devices, used to set the operating points of analog/mixedsignal blocks, such as amplifiers and oscillators [3]. Microsensors with self-powered capabilities have substantial potential in Internet of Everything applications, as they are small and can operate independently by harvesting energy from the ambient environment [4], [5]. This requires the sensors to work in the nanowatt levels [6]. Numerous low-power CRs have been proposed [7], [8], [9], [10], [11], [12], [13], [14], [15]. Among them, the low-power CRs using resistors have been discussed to generate stable CRs [7], [8]. However, to produce a nanoampere current,  $G\Omega$ -level resistors are typically required, leading to a significant increase in the circuit area. The smallest area among them [7] is 0.023 mm<sup>2</sup>. A voltagecontrolled CR is proposed in [9], but it needs an external bias voltage to improve accuracy. Reference circuits that do not use resistors can greatly save the circuit area [10], [11]. They employ different methods for temperature compensation of CRs, but even the widest temperature range in these works [11] was relatively limited from -10 °C to 100 °C. Operational amplifiers (OPAs) were used in [12] and [13]. The CR circuits use bipolar junction transistors (BJTs)

Received 3 November 2024; revised 9 January 2025 and 12 February 2025; accepted 25 February 2025. Date of publication 18 March 2025; Date of current version 1 July 2025. This work was supported by the National Natural Science Foundation of China under Project 62174181. (Corresponding author: Jingjing Liu.)

The authors are with the School of Electronics and Communication Engineering, Sun Yat-sen University, Shenzhen 518107, China (e-mail: liujj77@mail.sysu.edu.cn).

Digital Object Identifier 10.1109/TVLSI.2025.3546730




Fig. 1. Conceptual diagrams of (a) conventional  $\beta$ -multiplier and (b) modified  $\beta$ -multiplier.

in [12] and [13], which not only result in a large circuit area but also increase the minimum operating voltage. The CR based on the modified  $\beta$ -multiplier is also applied in [14] to generate the reference voltage. A level shift is proposed in [15] and used for isolating the N-channel/P-sub diode leakage current, which decreases the temperature coefficient (TC).

To solve the problems mentioned above, this brief proposes a new circuit configuration for a temperature-independent CR based on a single modified self-biased  $\beta$ -multiplier with a small silicon area. The TC of the output current is compensated through a complementary-to-absolute temperature (CTAT) voltage generator using different types of nMOS and a simple self-biasing path. Section II describes the traditional self-biased  $\beta$ -multiplier and the modified self-biased  $\beta$ -multiplier. Section III discusses the circuit description and analysis of the proposed CR circuit. Section IV presents the measurement results and a performance comparison between some recent works and the proposed CR circuit. Finally, Section V concludes this brief.

## II. SELF-BIASED $\beta$ -MULTIPLIER

Fig. 1 shows the conceptual diagram of the traditional self-biased  $\beta$ -multiplier and the modified self-biased  $\beta$ -multiplier [18]. When the drain-source voltage  $(V_{DS})$  is greater than three times the thermal voltage  $(3V_T)$ , the drain current of the MOSFET in the weak inversion can be approximated as

$$I_{\rm D} \approx \mu_{\rm n} C_{\rm OX} K V_{\rm T}^2 \exp\left(\frac{V_{\rm GS} - V_{\rm TH}}{m V_{\rm T}}\right)$$
 (1)

where  $\mu_n$  represents the mobility of electrons;  $C_{\rm OX}$  is the gate oxide capacitance;  $V_{\rm TH}$  is the threshold voltage of the transistor, which is inversely proportional to temperature; K is the aspect ratio (= W/L) of the transistor;  $V_{\rm T} = k_{\rm B}T/q$  is the thermal voltage, exhibiting a positive TC;  $k_{\rm B}$  is Boltzmann's constant; T is the absolute temperature; q is the elementary charge; and m is the subthreshold slope factor.

The aspect ratio of  $M_1$ – $M_2$  ( $M_5$ – $M_6$ ) is 1:N. This results in a gate-source voltage difference  $\Delta V_{GS}$  of  $M_1$  and  $M_2$  ( $M_5$  and  $M_6$ ) when they carry the same current.  $\Delta V_{GS}$  is applied to the resistor R and the current flowing through R is defined as a proportional-to-absolute temperature (PTAT) current generated by the conventional




Fig. 2. Circuit diagram of the proposed CR circuit.

TABLE I
COMPONENTS PARAMETERS USED IN THE PROPOSED CIRCUIT

Components	W/L (μm/μm)	Components	W/L (μm/μm)
$M_{S1}$	0.22/0.18	$M_{p11}$	3*12/3
$M_{S2}$	2/4	$M_{p12}$	3*4/3
$M_{S3}$	4*5/5	$M_{n1}$	2/3
$M_{p1}$	2*12/3	$M_{n2}$	4/3
$M_{p2}$	3*12/3	$M_{n3}$	10/3
$M_{p3}$	2*4/3	$M_{n4}$	20/3
$M_{p4}$	3*4/3	$M_{n5}$	6*12/19
$M_{p5}$	12/3	$M_{n6}$	2/19
$M_{p6}$	4/3	$M_{n7}$ - $M_{n10}$	0.5/19

 $\beta$ -multiplier. Assuming that the subthreshold slope factors  $m_1 = m_2 = m_5 = m_6 = m$ , the expression for the generated PTAT current  $I_{\text{REF}}$  in this circuit can be expressed as follows:

$$I_{\text{REF}} = \frac{1}{R} m V_{\text{T}} \ln N. \tag{2}$$

 $G\Omega$ -level resistors occupy a large area of silicon. Therefore, an MOS transistor operating in the deep triode region can be used to replace the resistor, as shown in Fig. 1(b). According to the strong-inversion triode equation of nMOS, the equivalent resistance  $R_{\rm eff}$  of  $M_9$  can be expressed as

$$R_{\text{eff}} \approx \frac{1}{\mu_{\text{p9}} C_{\text{OX9}} K_9 (V_{\text{A}} - V_{\text{TH9}})}.$$
 (3

 $I_{REF}$  in Fig. 1(b) is modified as follows:

$$I_{\text{REF}} = \mu_{\text{n9}} C_{\text{OX9}} K_9 (V_{\text{A}} - V_{\text{TH9}}) \, m V_{\text{T}} \ln N.$$
 (4)

Without using resistors, it can be observed that the modified  $\beta$ -multiplier is allowed to output nanoampere-level current with a smaller area.

## III. DESIGN OF THE PROPOSED CR CIRCUIT

The circuit diagram is shown in Fig. 2, and the transistor sizes are given in Table I. The start-up circuit consists of  $M_{S1}$ ,  $M_{S2}$ , and  $M_{S3}$ , and can make the CR circuit deviate from the original zero bias point into the normal operation state, wherein  $M_{S1}$  acts as a capacitor. The CR is generated by a self-biased  $\beta$ -multiplier circuit and a CTAT voltage generation, producing a temperature-independent current. To meet the requirements of low-voltage low-power IoT sensor applications, native NFETs  $(M_{n7}-M_{n10})$  are used and biased




Fig. 3. Conceptual diagram of the SDMT structure.

in the deep triode region to act as a large resistor with adjustable resistance, while all other transistors operate in the subthreshold region.

## A. CTAT Voltage Generation

The stacked diode-connected MOS transistor (SDMT) structure is known as a simple voltage reference [2]. The schematic of the SDMT is shown in Fig. 3. The output voltage  $V_{\rm B} = V_{\rm GSb} - V_{\rm GSa}$ . Since both  $M_{\rm a}$  and  $M_{\rm b}$  are operated in the subthreshold region, the drain current of  $M_{\rm a}$  and  $M_{\rm b}$  has been given in (1). Therefore,  $V_{\rm B}$  can be approximated as

$$V_{\rm B} = \left(\frac{m_{\rm a}}{m_{\rm b}} V_{\rm THb} - V_{\rm THa}\right) + m_a V_{\rm T} \ln \left(\frac{\mu_{\rm a} C_{\rm oxa} W_{\rm a} L_{\rm b}}{\mu_{\rm b} C_{\rm oxb} W_{\rm b} L_{\rm a}}\right) + (m_{\rm b} - m_{\rm a}) V_{\rm T} \ln \left(\frac{L_{\rm a} I}{\mu_{\rm b} C_{\rm oxb} W_{\rm b} V_{\rm T}}\right).$$
 (5)

 $M_b$  is a thick-oxide nMOS transistor and  $M_a$  is a thin-oxide nMOS transistor. In the CMOS process used, m is 1.13 and 1.03 for thin-oxide nMOS transistors and thick-oxide nMOS transistors, respectively. It can be seen that the first term in (5) is the threshold voltage difference generating a CTAT voltage

$$\Delta V_{\rm TH} \approx \Delta V_{\rm TH0} + (\alpha_{\rm b} - \alpha_{\rm a})(T - T_0) \tag{6}$$

where  $\alpha$  is the first-order derivative of threshold voltage with respect to temperature,  $\alpha_{\rm a} < \alpha_{\rm b} < 0$ ,  $\Delta V_{\rm TH0}$  is the threshold voltage difference at room temperature, and  $T_0$  is the room temperature (25 °C). As shown in (6),  $\Delta V_{\rm TH}$  exhibits a CTAT characteristic, while the second term in (5) represents a tunable PTAT voltage by sizing  $M_{\rm a}$  and  $M_{\rm b}$ . Therefore,  $V_{\rm B}$  can be designed to be a tunable CTAT voltage with the desired TC.

Line sensitivity (LS) is generally defined as  $\Delta V_{\rm OUT}/\Delta V{\rm DD}$ , it is a crucial parameter that represents the dependence of the circuit's output on variations of the supply voltage under dc conditions. It is obvious that if  $m_a = m_b$ , the output voltage will not be related to the bias current I. In fact, due to the different subthreshold slope factors m between  $M_a$  and  $M_b$ , the stability of the bias current also affects the stability of the output voltage [2]. From (4), the LS performance of CTAT voltage  $V_B$  will also affect the LS performance of the CR. Ignoring the short-channel length modulation effect, the LS for the SDMT can be approximated as

$$\frac{V_{\rm B}}{\rm VDD} \approx \frac{\frac{1}{g_{\rm mb}} - \frac{1}{g_{\rm ma}}}{R_{\rm CS} + \frac{1}{g_{\rm mb}}}.$$
 (7)

If the bias current of  $M_a$  and  $M_b$  transistors are equal,  $g_{ma}$  is equal to  $g_{mb}$ , indicating that the circuit is independent of the power

supply voltage. However, in practical applications, the transconductance  $g_{\rm m}$  of transistors operating at subthreshold is influenced by the subthreshold slope factor m. A cascode current mirror circuit is used to improve the output impedance of the current mirror. In addition, although increasing the number of SDMT stages can increase the output voltage and reduce process dependency, this also leads to higher power consumption, a larger circuit area, and a higher minimum supply voltage [2]. Based on these considerations, a singlestage SDMT circuit is used for the CTAT voltage generation to achieve a simple and small silicon area circuit. The weak correlation between the output voltage and current of SDMT can realize low current consumption of SDMT structure, further reducing the power consumption of the circuit.

## B. CR Circuit

Based on the self-biased  $\beta$ -multiplier, a cascode current mirror circuit is used to reduce the influence of power supply voltage disturbances on the generated reference current. Due to the small CTAT voltage  $V_{\rm B}$ , to ensure the working state of the MOSFET that replaces the resistor is in the deep triode region, four identical native transistors M<sub>n7</sub>-M<sub>n10</sub> with small width and long length are biased by the one-stage SDMT circuit. The series connection of four native transistors results in a larger equivalent R, with the aim of reducing power consumption. V<sub>DS</sub> of M<sub>n7</sub>-M<sub>n10</sub> is only several millivolts and so their gate-source voltage  $V_{\rm GS}$  is approximately equal. These four identical transistors in series are equivalent to one with a 1/4 aspect ratio of each. Assuming that the subthreshold slope factors  $m_{n1} = m_{n2}$ and  $m_{\rm n5} = m_{\rm n6}$ . This gate bias voltage is given in (5). Substituting it into (4) yields the final output of the proposed CR, as shown in the following equation:

$$I_{\text{REF}} = \frac{1}{4} \mu_{\text{n}7} C_{\text{OXn}7} K_{\text{n}7} m_{\text{n}4} V_{\text{T}} \ln \left( \frac{\mu_{\text{n}4} C_{\text{OXn}4} K_{\text{n}4}}{\mu_{\text{n}3} C_{\text{OXn}3} K_{\text{n}3}} \right) \times \left[ (V_{\text{THn}5} - V_{\text{THn}6} - V_{\text{THn}7}) + m_{\text{n}6} V_{\text{T}} \ln \left( \frac{\mu_{\text{n}6} C_{\text{OXn}6} K_{\text{n}6}}{\mu_{\text{n}5} C_{\text{OXn}5} K_{\text{n}5}} \right) \right].$$
(8)

Due to the negative TC exhibited by the threshold voltage difference  $\Delta V_{\rm TH}$  and the positive TC exhibited by the thermal voltage  $V_{\rm T}$ , the equation can be simplified as follows:

$$I_{\text{REF}} = (\Delta V_{\text{TH1}} + B(T - T_0) + A_1 T) A_2 T \tag{9}$$

$$B = \alpha_{n5} - \alpha_{n6} - \alpha_{n7} \tag{9-a}$$

$$A_{1} = \frac{\partial V_{T}}{\partial T} m_{n6} \ln \left( \frac{\mu_{n6} C_{OXn6} K_{n6}}{\mu_{n5} C_{OXn5} K_{n5}} \right)$$
(9-b)  

$$A_{2} = \frac{\partial V_{T}}{\partial T} m_{n4} \frac{1}{4} \mu_{n7} C_{OXn7} K_{n7} \ln \left( \frac{\mu_{n4} C_{OXn4} K_{n4}}{\mu_{n3} C_{OXn3} K_{n3}} \right)$$
(9-c)

$$A_2 = \frac{\partial V_{\rm T}}{\partial T} m_{\rm n4} \frac{1}{4} \mu_{\rm n7} C_{\rm OXn7} K_{\rm n7} \ln \left( \frac{\mu_{\rm n4} C_{\rm OXn4} K_{\rm n4}}{\mu_{\rm n3} C_{\rm OXn3} K_{\rm n3}} \right)$$
(9-c)

where  $\Delta V_{\rm TH1}$  is the threshold voltage difference of  $M_{\rm n5}$ ,  $M_{\rm n6}$  and  $M_{\rm n7}$ at room temperature; and the coefficients B < 0,  $A_1 > 0$ , and  $A_2 > 0$ . Take the partial derivative for the temperature

$$\frac{\partial I_{\text{REF}}}{\partial T} = 2(B + A_1)A_2T + A_2(\Delta V_{\text{THI}} - BT_0).$$
 (10)

By adjusting the transistors' sizes, it is possible to achieve better TC performance for the output of the reference current within the overall temperature range by setting  $\partial I_{REF}/\partial T = 0$  at 40 °C. The 40 °C is approximately the center of the temperature range that is targeted in this brief.

## C. Influence of Process Variations

The reference output  $I_{REF}$  is influenced by process parameters such as  $V_{\rm TH}$ . The variation of the threshold voltage is generally larger than that of the mobility [10]. From (8), it can be seen that the impact of threshold voltage variation on  $I_{ref}$  has not been effectively eliminated. This indicates that the TC variations are dominated by the process variations of the threshold voltage of M<sub>n5</sub>-M<sub>n10</sub>. Monte Carlo simulations for the proposed CR circuit are made and the results are




Fig. 4. Results of Monte Carlo simulations with both local mismatch and process variations considered for the proposed CR circuit at 1 V. (a)  $I_{REF}$  at 25 °C and (b) TC-I<sub>REF</sub>.




Fig. 5. Micrograph of the proposed CR.




Fig. 6. Measured LS of the proposed CR at room temperature.

shown in Fig. 4. Over 1000 runs, the average CR output value is 2.05 nA with a standard deviation of 0.59 nA. The median TC is 380 ppm/°C and the TC of 60% chips is in the range of 220 ppm/°C and 520 ppm/°C. According to (5), the difference in subthreshold slope factors ma and mb leads to a weak correlation between the CTAT voltage and bias current output by SDMT. At the same time, due to the reference current being output through the current mirror, the mismatch has a certain impact on  $I_{ref}$ , but the dominant reason is still the process deviations. The output current may have certain process variations, which can lead to slight performance and power consumption impacts on application circuits such as ADCs.

### IV. MEASUREMENT RESULTS

The proposed CR circuit is fabricated using a standard 0.18- $\mu$ m CMOS process. Fig. 5 shows the micrograph of the proposed CMOS CR, occupying an area of 0.0069 mm<sup>2</sup>. Fig. 6 illustrates the

	This work	TCASI'2019 [3] <sup>Δ</sup>	VLSI-DAT'2019 [11] <sup>Δ</sup>	ISSCC'2017 [12] <sup>Δ</sup>	ISCAS'2022 [13] *	AEU'2023 [16] *	JSSC'2024 [17] <sup>Δ</sup>
Technology(nm)	180	180	180	180	130	180	110
Type	CMOS	CMOS	CMOS	CMOS	Sub-BGR	CMOS	CMOS
Supply Voltage(V)	0.8-1.4	0.7-2	0.85	1.3-1.8	0.9	0.55-1.8	0.8-1.2
Power (nW)	3.7	28	15.8	9.3	30	9.6	16.8
$I_{REF}(nA)$	1.84	10	6.3	6.64	2	1.96	2.3
Temp. Range(°C)	-40~125	-40~125	-10~100	0~110	-20~80	0~100	-40~85
TC-I <sub>REF</sub> (ppm/°C)	248	150	138	283	474	96.17	176
$LS$ - $I_{REF}(\%/V)$	0.33	0.6	4.15	1.16	N/A	0.2	2.23
Area(mm <sup>2</sup> )	0.0069	0.055	0.062	0.055	0.04	0.003	0.0106
FoM(°C <sup>3</sup> /%×nW×ppm×mm <sup>2</sup> )	150	74	27	71	2	2021	142

TABLE II
PERFORMANCE SUMMARY AND COMPARISON WITH OTHER WORKS

<sup>\*</sup> Simulation results, <sup>A</sup> Measurement results.




Fig. 7. Measured TC of  $I_{REF}$  at different power supply voltages.




Fig. 8. Measured power consumption of the proposed CR circuit at a 1-V power supply voltage.

measurement results of LS characteristics at room temperature. The LS of the CR output within a supply voltage range of 0.8-2.0~V is 0.33%/V.

Fig. 7 presents the TC measurement results of the CR circuit. Without any trimming adjustments, the TC of the CR is 248 ppm/°C over a wide temperature range from -40 °C to 125 °C. At room temperature (25 °C), the CR output is 1.84 nA. The measurement results also show the TCs under different power supply voltages. When the power supply voltage is higher than 1 V,  $I_{\rm ref}$  shows an increase in high-temperature conditions. The reason is that  $V_{\rm DS}$  of  $M_{\rm n7}$ – $M_{\rm n10}$  will rise when the power supply voltage increases, resulting in a worse TC. Fig. 8 shows the power consumption variations with the temperature under a 1-V power supply voltage. The power consumption of the circuit is only 3.67 nW at room temperature. Due to the bias current of the entire circuit generated by the CR, the power consumption remains stable at around 3.7 nW within a wide temperature range from -40 °C to 125 °C.

Table II provides a comparison between the performance of low-power CR circuits in recent years and the proposed work. In order for a fair comparison in more complete dimensions, we suggest a figure of merit (FoM)

$$FoM = \frac{(T_{MAX} - T_{MIN})^2 \times \mu}{TC \times Power \times Area \times \sigma \times 100}$$
 (11)

which is based on [19]. Achieving a low TC for the CR over a wide temperature range, while operating at the nanowatt level is challenging due to the significant influence of temperature and process factors on the current. This work achieves a TC of 248 ppm/°C at ultralow power consumption for the CR within a wide temperature range from -40 °C to 125 °C. Moreover, this work achieves favorable LS performances and also exhibits advantages in terms of circuit area, while having the best FoM performance except for [16], which has a relatively small temperature range and only shows the simulation results.

## V. CONCLUSION

This brief proposes a subthreshold CMOS CR circuit based on a modified self-biased  $\beta$ -multiplier implemented in a standard 0.18- $\mu$ m CMOS process for ultralow-power applications. Measurement results demonstrate that the proposed circuit achieves a TC of 248 ppm/°C for CR over a temperature range from -40 °C to 125 °C while occupying a small chip area of 0.0069 mm². The circuit can provide stable output current under the 0.8–2.0-V supply voltage range. The power consumption is only 3.7 nW at room temperature and remains stable from -40 °C to 125 °C. Therefore, it represents a simple and small silicon area solution for ultralow-voltage, ultralow-power IoT sensor applications.

#### REFERENCES

- [1] D. Blaauw, et al..., "IoT design space challenges: Circuits and systems," in *Symp. VLSI Technol. (VLSI-Technol.)*, *Dig. Tech. Papers*, Honolulu, HI, USA, Jun. 2014, pp. 1–2.
- [2] C.-Z. Shao, S.-C. Kuo, and Y.-T. Liao, "A 1.8-nW, -73.5-dB PSRR, 0.2-ms startup time, CMOS voltage reference with self-biased feedback and capacitively coupled schemes," *IEEE J. Solid-State Circuits*, vol. 56, no. 6, pp. 1795–1804, Jun. 2021.
- [3] L. Wang and C. Zhan, "A 0.7-V 28-nW CMOS subthreshold voltage and current reference in one simple circuit," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 9, pp. 3457–3466, Sep. 2019.
- [4] J. Liu, G. Faulkner, B. Choubey, S. Collins, and D. C. O'Brien, "An optical transceiver powered by on-chip solar cells for IoT smart dusts with optical wireless communications," *IEEE Internet Things J.*, vol. 6, no. 2, pp. 3248–3256, Apr. 2019.
- [5] A. Álvarez-Carulla, A. Saiz-Vela, M. Puig-Vidal, J. López-Sánchez, J. Colomer-Farrarons, and P. L. Miribel-Català, "High-efficient energy harvesting architecture for self-powered thermal-monitoring wireless sensor node based on a single thermoelectric generator," Sci. Rep., vol. 13, no. 1, p. 1637, Jan. 2023.

- [6] K. Yang, et al..., "A 0.6nJ -0.22/+0.19 °C inaccuracy temperature sensor using exponential subthreshold oscillation dependence," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2017, pp. 160–161.
- [7] C. Wu, W. L. Goh, C. L. Kok, W. Yang, and L. Siek, "A low TC, supply independent and process compensated current reference," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, San Jose, CA, USA, Sep. 2015, pp. 1–4.
- [8] I. Bhattacharjee and G. Chowdary, "A 0.7-V, 192 pA current reference with 0.51%/V line regulation for ultra-low power applications," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Seville, Spain, Oct. 2020, pp. 1–5.
- [9] H. Kayahan, Ö. Ceylan, M. Yazici, S. Zihir, and Y. Gurbuz, "Wide range, process and temperature compensated voltage controlled current source," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 5, pp. 1345–1353, May 2013.
- [10] D. C. Monga and K. Halonen, "A compact untrimmed 48ppm/ °C all MOS current reference circuit," in *Proc. IEEE 65th Int. Midwest Symp. Circuits Syst. (MWSCAS)*, Fukuoka, Japan, Aug. 2022, pp. 1–5.
- [11] J. Wang and H. Shinohara, "A CMOS 0.85-V 15.8-nW current and voltage reference without resistors," in *Proc. Int. Symp. VLSI Design*, *Autom. Test (VLSI-DAT)*, Hsinchu, Taiwan, Apr. 2019, pp. 1–4.
- [12] Y. Ji, C. Jeon, H. Son, B. Kim, H.-J. Park, and J.-Y. Sim, "A 9.3nW all-in-one bandgap voltage and current reference circuit," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, San Francisco, CA, USA, Feb. 2017, pp. 100–101.

- [13] D. Shetty, C. Steffan, W. Bösch, and J. Grosinger, "Ultra-low-power IoT 30nW 474 mV 19 ppm/°C voltage reference and 2 nA 470 ppm/°C current reference," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Austin, TX, USA, May 2022, pp. 843–847.
- [14] L. Magnelli, F. Crupi, P. Corsonello, C. Pace, and G. Iannaccone, "A 2.6 nW, 0.45 V temperature-compensated subthreshold CMOS voltage reference," *IEEE J. Solid-State Circuits*, vol. 46, no. 2, pp. 465–474, Feb. 2011.
- [15] W. Huang, Y. Zeng, J. Yang, and Y. Li, "A 79 pW, 106 ppm/°C NMOS-only current reference with leakage current isolation based on body bias technique," AEU-Int. J. Electron. Commun., vol. 161, Mar. 2023, Art. no. 154539.
- [16] A. Yang, J. Chen, and H. Meng, "An area-efficient 1.96 nA 0.55 V 96 ppm/°C self-biased current reference using active resistor temperature coefficient compensation," AEU-Int. J. Electron. Commun., vol. 161, Mar. 2023, Art. no. 154559.
- [17] M. Lefebvre and D. Bol, "A 2.5-nA area-efficient temperature-independent 176-/82-ppm/°C CMOS-only current reference in 0.11-μm bulk and 22-nm FD-SOI," *IEEE J. Solid-State Circuits*, vol. 59, no. 11, pp. 3752–3766, Nov. 2024.
- [18] S. S. Chouhan and K. Halonen, "A 0.67-μW 177-ppm/°C all-MOS current reference circuit in a 0.18-μm CMOS technology," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 63, no. 8, pp. 723–727, Aug. 2016.
- [19] A. C. de Oliveira, D. Cordova, H. Klimach, and S. Bampi, "Picowatt, 0.45–0.6 V self-biased subthreshold CMOS voltage reference," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 12, pp. 3036–3046, Dec. 2017.