# A Self-Biased Subthreshold CMOS Voltage Reference With Temperature Compensation Circuit for IoT Self-powered Sensor Applications

Yuxuan Huang School of Electronics and Communication Engineering Sun Yat-Sen University Shenzhen, China huangyx295@mail2.sysu.edu.cn Feng Yan
School of Electronics and
Communication Engineering
Sun Yat-Sen University
Shenzhen, China
yanf9@mail2.sysu.edu.cn

Kangkang Sun School of Electronics and Communication Engineering Sun Yat-Sen University Shenzhen, China sunkk3@mail2.sysu.edu.cn

Jingjing Liu\*
School of Electronics and
Communication Engineering
Sun Yat-Sen University
Shenzhen, China
liujj77@mail.sysu.edu.cn

Abstract—This paper presents a subthreshold CMOS voltage reference structure that utilizes self-biased circuits. This voltage reference includes temperature compensation circuits to expand its operating temperature range and reduce its temperature coefficient. The proposed CMOS voltage reference is designed using a standard 0.18-µm CMOS process and has a small area of only 0.005 mm². Post-layout simulation results demonstrate that the power consumption of the circuit at room temperature (25°C) is only 1.65 nW at a power supply voltage of 1 V. In this case, the voltage reference output is 316.56 mV, with a temperature coefficient (TC) of 2.79 ppm/°C in a wide temperature range from -40 °C to 140 °C. Furthermore, the line sensitivity (LS) of the circuit is 0.022 %/V.

Keywords—CMOS voltage reference (VR), subthreshold, selfbiased, low power, line sensitivity, low supply voltage, temperature coefficient, low area.

# I. INTRODUCTION

To ensure a stable voltage that is independent of process, supply voltage, and temperature (PVT) variations, a welldesigned VR circuit is essential. The rapid development of IoT systems in recent years has resulted in the widespread use of low-supply voltage and low-power sensors. However, for self-powered IoT sensor applications, the power supply harvested from ambient energy is often unstable, leading to the need for VR designs with low power consumption, small area, and fast activation. In recent years, many VR circuit designs have been proposed to address the challenges of low power consumption and low-temperature variation. One design utilized a two-transistor VR circuit to achieve ultralow power consumption and low supply voltage [1]. However, the circuit suffered from significant leakage current and large performance variations even after trimming. The subbandgap voltage reference (sub-BGR) that combined with the bipolar junction transistors (BJT) and MOS transistors working in the subthreshold region has emerged as a promising alternative to traditional BGR circuits due to its low power consumption [2-5]. However, the minimum supply voltage is limited by the base-emitter voltage of the BJT, and there is still a power consumption gap between subBGR and pure subthreshold CMOS VR circuits. The latter has been shown to have simplified bias circuits and reduced both power consumption and circuit complexity [6-8]. Among subthreshold CMOS VR circuit designs, the stacked diode-connected MOS transistors (SDMTs) have been shown to be effective in achieving PVT immunity for reference voltage through two NMOS transistors with different threshold voltages, making it suitable for low voltage and low power applications [8-11]. However, further improvement is required in terms of temperature coefficients.

In order to solve the mentioned problems, a modified SDMT voltage reference circuit without an operational amplifier is proposed, which features a self-biased circuit design that significantly reduces the circuit's complexity. The paper is structured as follows: Section II discusses the SDMT and the modified SDMT with temperature compensation. Section III provides the design details of the proposed CMOS VR and Section IV presents the post-simulation results. Finally, Section V concludes the paper.

# II. SDMT WITH TEMPERATURE COMPENSATION

The use of MOS transistors operating in the subthreshold region enables the generation of complementary-to-absolute-temperature (CTAT) voltage and proportional-to-absolute-temperature (PTAT) voltage. This circuit offers lower power consumption and a lower supply voltage compared to the traditional BGR.

Fig. 1 shows the comparison of the traditional SDMT VR and the proposed SDMT VR with temperature compensation.  $M_1$  and  $M_3$  are thin-oxide NOMS transistors, and the rest transistors are thick-oxide NMOS transistors. All MOS transistors operating in the subthreshold region are biased by ideal current sources I,  $I_1$ , and  $I_2$ . The drain current ( $I_D$ ) of these transistors can be expressed as (1).

$$I_{\rm D} = \mu_{\rm n} C_{\rm OX} K V_{\rm T}^2 \exp \left( \frac{V_{\rm GS} - V_{\rm TH}}{m V_{\rm T}} \right) \left( 1 - \exp \left( \frac{-V_{\rm DS}}{V_{\rm T}} \right) \right) \tag{1}$$

This work is supported by National Science Foundation of China with project number 62174181.




Fig. 1. Conceptual diagrams of (a) SDMT architecture [8] and (b) modified SDMT with temperature compensation circuit.




Fig. 2. Illustration of  $V_{\rm REF}$  from traditional SDMT and SDMT with temperature compensation circuit.

where  $\mu_{\text{II}}$  is the mobility of electrons,  $C_{\text{OX}}$  is the gate oxide capacitance,  $V_{\text{TH}}$  is the threshold voltage of the transistor, K is the aspect ratio (=W/L) of the transistor,  $V_{\text{T}} = k_{\text{B}}T/q$  is the thermal voltage,  $k_{\text{B}}$  is the Boltzmann constant, and T is absolute temperature, q is the elementary charge, and m is the subthreshold slope factor. It can be approximated that the  $C_{\text{OX}}$  and  $V_{\text{TH}}$  of the same type of NMOS transistors are equal, and the subthreshold slope factor m of any NMOS transistor is equal. When  $V_{\text{DS}} \ge 3V_{\text{T}}$ , the drain current of the transistor in the subthreshold region can be approximated as:

$$I_{\rm D} = \mu_{\rm n} C_{\rm OX} K V_{\rm T}^2 \exp\left(\frac{V_{\rm GS} - V_{\rm TH}}{m V_{\rm T}}\right).$$
 (2)

For the traditional SDMT circuit, the same drain current flows through  $M_1$  and  $M_2$ . The output voltage is the difference between the gate-source voltage of the two transistors with different gate oxide thicknesses. Therefore, its  $V_{\text{REF}}$  can be represented as (3).

$$V_{\text{REF}} = (V_{\text{TH2}} - V_{\text{TH1}}) + mV_{\text{T}} \ln(\frac{\mu_{1} C_{\text{OX1}} K_{1}}{\mu_{2} C_{\text{OX2}} K_{2}})$$
(3)

It can be seen that the output voltage of the SDMT is insensitive to the bias current. However, it is only first-order coefficient compensation and cannot make the VR has good TC performance at high temperature, as shown in Fig. 2. Therefore, this paper proposes an improved SDMT circuit to

compensate for temperature coefficient of VR at high temperature. The gate voltage  $\nu_{\rm G}$  of  $M_5$  in Fig. 1 can be expressed as:

$$V_{\rm G} = mV_{\rm T} \ln \frac{I_2}{\mu_{\rm A} C_{\rm OXA} K_{\rm A} V_{\rm T}^2} + V_{\rm TH6} \,. \tag{4}$$

According to (2) and (4), the drain current of the M<sub>5</sub> can be written as:

$$I_{5} = I_{2} \times \frac{\mu_{5} C_{\text{OX5}} K_{5}}{\mu_{6} C_{\text{OX5}} K_{6}} \exp\left(\frac{V_{\text{TH6}} - V_{\text{TH5}}}{m V_{\text{T}}}\right). \tag{5}$$

Because  $V_{\rm TH6}$  is smaller than  $V_{\rm TH5}$  and  $V_{\rm T}$  is proportional to temperature, the M<sub>5</sub> drain current  $I_5$  is almost zero at low temperature. As the temperature increases,  $I_5$  can be no longer ignored. Therefore, the temperature performance of the circuit at high temperature is compensated. The output voltage of the SDMT with temperature compensation can be expressed as:

$$V_{\text{REF}} = \left(V_{\text{TH4}} - V_{\text{TH3}}\right) + mV_{\text{T}} \ln\left(\frac{I_3}{I_1} \times \frac{\mu_3 C_{\text{OX3}} K_3}{\mu_4 C_{\text{OX4}} K_4}\right) \tag{6}$$

where  $I_3 + I_5 = I_1$ . The modified SDMT output voltage is insensitive to the bias current, similar to the traditional SDMT at low temperatures. However, as the temperature gradually increases, the voltage output of the traditional SDMT is dominated by high-order positive temperature coefficients, resulting in the increase of TC. In contrast, the improved SDMT with temperature compensation shows a decrease in the PTAT voltage (second term in 6) coefficient of  $V_{\rm REF}$  as temperature increase causes  $I_5$  increases, leading to temperature compensation at high temperatures. Therefore, by improving the SDMT circuit with a temperature compensation structure, the subthreshold CMOS VR proposed in this paper can operate in a wider temperature range and exhibit better TC performance, as shown in Fig. 2.

# III. DESIGN OF THE PROPOSED CMOS VR

## A. Temperature Coefficient

As illustrated in Fig. 3, it shows the schematic of the proposed CMOS VR, which is composed of an improved SDMT with temperature compensation, a self-biased circuit and a start-up circuit. All MOS transistors are operated in the subthreshold region, and  $M_{\rm N2}$  and  $M_{\rm N3}$  are thick-oxide NMOS transistors. The branch current  $I_{\rm P1}$  and  $I_{\rm P3}$  are mirrored from the bias current  $I_{\rm bias}$  through cascode current mirrors. The final output reference voltage can be expressed as:

$$V_{\text{REF}} = \left(V_{\text{THN2}} - V_{\text{THN1}}\right) + mV_{\text{T}} \ln\left(\frac{I_{\text{N2}}}{I_{\text{Pl}}} \times \frac{\mu_{\text{N1}} C_{\text{OXN1}} K_{\text{N1}}}{\mu_{\text{N2}} C_{\text{OXN2}} K_{\text{N2}}}\right)$$
(7)

$$I_{\rm N2} + I_{\rm N3} = I_{\rm Pl} \tag{8}$$

$$I_{\text{N3}} = I_{\text{P3}} \times \frac{\mu_{\text{N3}} C_{\text{OXN3}} K_{\text{N3}}}{\mu_{\text{N4}} C_{\text{OXN4}} K_{\text{N4}}} \exp\left(\frac{V_{\text{THN4}} - V_{\text{THN3}}}{m V_{\text{T}}}\right) \qquad (9)$$

Based on (7)-(9), by adjusting the transistors' size of  $M_{\rm NI-}$   $M_{\rm N4}$  and the current ratio of  $I_{\rm P1}$ ,  $I_{\rm P3}$  and  $I_{\rm bias}$ , it is possible to create CTAT voltage and PTAT voltage that are well compensated, so that the proposed CMOS VR can extend the operational temperature range and have good TC performance.

## B. Process Variations

From (9), the temperature-independent  $V_{\rm REF}$  is not only affected by the bias current, but also affected by the threshold voltage  $V_{\rm TH}$  of the MOS transistors. Fig. 4 shows the TC of the proposed CMOS VR under different process corners. The Monte Carlo simulation results of output voltage and TC performance of the proposed design are shown in Fig. 5 and Fig. 6 respectively. In 200 runs, the average output voltage is 316.42 mV and its standard deviation is 1.49 mV. The average TC is 11.14 ppm/°C and its standard deviation is 6.07 ppm/°C.

# C. Self-biased Circuit

The proposed design generates its bias current through  $M_{N6}$  via a self-bias feedback path from the output reference voltage. The generated bias current is then mirrored by the cascode current mirror structure to other branches, as shown in Fig. 3.

## D. Start-up Circuit

The self-bias circuit implemented in the proposed design requires a start-up circuit to ensure normal operation. The start-up circuit comprises three MOS transistors,  $M_{\rm S1}$ - $M_{\rm S3}$ .  $M_{\rm S1}$  acts as a MOS capacitor. When the supply voltage is zero,  $M_{\rm S3}$  and  $M_{\rm S2}$  are both turned off. Upon powering on the circuit, the start-up circuit starts to work. The gate of  $M_{\rm S2}$  charges continuously, causing the gate voltage of  $M_{\rm F2}$  charges continuously, causing the gate voltage of  $M_{\rm F2}$ ,  $M_{\rm F4}$ , and  $M_{\rm F6}$  are pulled down, leading to the circuit breaking away from the zero point and gradually entering a normal operating state. Once the output voltage reaches a steady state,  $M_{\rm S3}$  turns on. This, in turn, pulls down the gate voltage of  $M_{\rm S2}$ , and turns it off. At this point, the start-up circuit completes its task and the power consumption should be close to zero.




Fig. 3. Schematic of the proposed CMOS VR.




Fig. 4. Simulation results of the proposed VR over process corners.




Fig. 5. The Monte Carlo simulation results of  $V_{\text{REF}}$ .




Fig. 6. The Monte Carlo simulation results of temperature coefficient.




Fig. 7. Layout of the proposed CMOS VR.

TABLE I. PERFORMANCE SUMMARY AND COMPARISON WITH OTHER WORKS.

	this work a	JSSC'2020 [8] <sup>b</sup>	ISCAS'2022 [2] <sup>c</sup>	TCAS-I'2017 [9] <sup>b</sup>	ESSCIRC'2018 [10] <sup>b</sup>	TCAS-I'2020 [11] <sup>b</sup>	TCAS-II'2021 [7] <sup>b</sup>
Technology(nm)	180	180	130	180	180	180	180
Type	CMOS	CMOS	Sub-BGR	CMOS	CMOS	CMOS	CMOS
Supply Voltage(V)	0.7-2.4	0.9-1.8	0.9	0.6-3.3	0.5-2.5	0.34-1.8	0.25-1.8
Power (nW)	1.65	1.8	30	0.184	0.65	0.046	0.113
$V_{REF}(mV)$	316.59	261	474	378	211.5	147.9	118.1
Temp. Range(°C)	-40~140	-40~130	-20~80	0~120	-40~125	0~100	-40~140
TC(ppm/°C)	3.81	62	19	495	152.8	14.8	73.5
LS(%/V)	0.022	0.013	0.1	0.11	0.031	0.019	0.3
Area(mm <sup>2</sup> )	0.005	0.005	0.04	0.0017	0.0012	0.0332	0.0009
Self-biased	Yes	Yes	No	Yes	Yes	Yes	Yes

<sup>&</sup>lt;sup>a</sup> Post-simulation results. <sup>b</sup> Measurement results. <sup>c</sup> Simulation results.




Fig. 8. Post-simulation results of the reference voltage from -40  $^{\circ}\mathrm{C}$  to 140  $^{\circ}\mathrm{C}$ 




Fig. 9. Post-simulation results of the proposed CMOS VR line sensitivity.




Fig. 10. Post-simulation results of the proposed CMOS VR power consumption at different temperature.

#### IV. POST-SIMULATION RESULTS

The proposed voltage reference circuit is implemented by all MOSFET, and designed using a standard 0.18-µm CMOS process. Fig. 7 shows the circuit layout and it occupies an area of 0.005 mm². Fig. 8 shows the TC of the proposed CMOS VR. Due to the use of an improved SDMT structure, the operating temperature range and TC performance have been significantly enhanced. As a result, the achieved TC is 2.79 ppm/°C within a wide temperature range of -40 °C to 140 °C.

Fig. 9 presents the LS of the proposed design at room temperature. The LS is improved by the cascode current mirror structure and the high impedance of the bias current branch. Moreover, there is a weak correlation between the output voltage and current. The LS of the circuit over a wide power supply voltage range (0.7 V - 2.4 V) is only 0.022%/V. Fig. 10 illustrates the power consumption at different temperatures when the supply voltage is 1 V. The circuit's power consumption at room temperature is only 1.65 nW. As the temperature gradually increases, the overall power consumption of the circuit continues to increase due to the rising bias current.

Table I presents a performance comparison of low-power reference circuits reported in recent years. The comparison shows that the TC performance of Sub-BGR is generally better than that of CMOS VR, the latter is more power-efficient. Achieving stable TC performance in a wide temperature range at the nW level is challenging. This work achieves a wider temperature range of 180°C (-40°C to 140°C) with better TC performance compared to other works. Moreover, the start-up circuit allows for a faster start-up time in low-power applications. Additionally, this work achieves good LS and PSRR performance and has a favorable area.

## V. CONCLUSION

In this paper, an ultra-low power subthreshold CMOS voltage reference with a self-biased circuit based on SDMT structure with temperature compensation has been proposed. Without the use of operational amplifiers and capacitors, the proposed voltage reference achieves a temperature coefficient of 2.79 ppm/°C in a wide temperature range of -40 °C~140 °C, using a standard 0.18- $\mu$ m CMOS process. Post-simulation results demonstrate the circuit's ability to maintain a stable output voltage  $V_{REF}$ , even when supply voltage or temperature changes significantly. The proposed design features very low power consumption and supply voltage with advantages in terms of area. The circuit is well-suited for low-voltage and low-power IoT self-powered sensor applications.

## REFERENCES

- M. Seok, G. Kim, D. Blaauw and D. Sylvester, "A Portable 2-Transistor Picowatt Temperature-Compensated Voltage Reference Operating at 0.5 V," in *IEEE Journal of Solid-State Circuits*, vol. 47, no. 10, pp. 2534-2545, Oct. 2012.
- [2] D. Shetty, C. Steffan, W. Bösch and J. Grosinger, "Ultra-Low-Power IoT 30nW 474mV 19 ppm/°C Voltage Reference and 2 nA 470 ppm/°C Current Reference," 2022 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, TX, USA, 2022, pp. 843-847.
- [3] L. Wang, C. Zhan, J. Lin, S. Zhao and N. Zhang, "A 0.9-V 22.7-ppm/°C Sub-Bandgap Voltage Reference with Single BJT and Two Resistors," 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, 2021, pp. 1-4.
- [4] M. Kim and S. Cho, "A 0.8V, 37nW, 42ppm/°C sub-bandgap voltage reference with PSRR of -81dB and line sensitivity of 51ppm/V in 0.18um CMOS," 2017 Symposium on VLSI Circuits, Kyoto, Japan, 2017, pp. C144-C145.
- [5] G. Chowdary, K. Kota and S. Chatterjee, "A 1-nW 95-ppm/°C 260-mV Startup-Less Bandgap-Based Voltage Reference," 2020 IEEE International Symposium on Circuits and Systems (ISCAS), Seville, Spain, 2020, pp. 1-4.
- [6] J. Lin, L. Wang, C. Zhan and Y. Lu, "A 1-nW Ultra-Low Voltage Subthreshold CMOS Voltage Reference With 0.0154%/V Line

- Sensitivity," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 66, no. 10, pp. 1653-1657, Oct. 2019.
- [7] H. Qiao, C. Zhan and Y. Chen, "A -40 °C to 140 °C Picowatt CMOS Voltage Reference With 0.25-V Power Supply," in *IEEE Transactions* on Circuits and Systems II: Express Briefs, vol. 68, no. 9, pp. 3118-3122, Sept. 2021.
- [8] C. -Z. Shao, S. -C. Kuo and Y. -T. Liao, "A 1.8-nW, -73.5-dB PSRR, 0.2-ms Startup Time, CMOS Voltage Reference With Self-Biased Feedback and Capacitively Coupled Schemes," in *IEEE Journal of Solid-State Circuits*, vol. 56, no. 6, pp. 1795-1804, June 2021.
- [9] A. C. de Oliveira, D. Cordova, H. Klimach and S. Bampi, "Picowatt, 0.45–0.6 V Self-Biased Subthreshold CMOS Voltage Reference," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 64, no. 12, pp. 3036-3046, Dec. 2017.
- [10] Y. Wang, R. Zhang, Q. Sun and H. Zhang, "A 0.5 V, 650 pW, 0.031%/V Line Regulation Subthreshold Voltage Reference," ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference (ESSCIRC), Dresden, Germany, 2018, pp. 82-85.
- [11] Y. Wang, Q. Sun, H. Luo, X. Wang, R. Zhang and H. Zhang, "A 48 pW, 0.34 V, 0.019%/V Line Sensitivity Self-Biased Subthreshold Voltage Reference With DIBL Effect Compensation," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 67, no. 2, pp. 611-621, Feb. 2020.