

# bg28z610 Impedance Track™ Gas Gauge for 1-Series to 2-Series Li-Ion/Li-Polymer Battery Packs

#### **Features**

- MASTER Mode I<sup>2</sup>C<sup>™</sup> Broadcasts for Autonomous **Battery Charging Control**
- High-Accuracy Coulomb Counter with Input Offset Error  $< 1 \mu V$  (Typical)
- High-Side FET Drive Allows Serial Bus Communication During Fault Conditions
- Analog Front End with Two Independent ADCs
  - Support for Simultaneous Current and Voltage Sampling
- **Bus Communications Interface** 
  - $I^2C$
- SHA-1 Hash Message Authentication Code (HMAC) Responder for Increased Battery Pack Security
  - Split Key (2 x 64) Stored in Secure Memory
- Programmable Protection Levels for:
  - Overcurrent in Discharge
  - Short-Circuit Current in Charge
  - Short-Circuit Current in Discharge
  - Overvoltage
  - Undervoltage
  - Overtemperature
- Supports a 1-m $\Omega$  to 3-m $\Omega$  Current Sense Resistor
- Compact 12-Terminal SON Package (DRZ)

# **Applications**

Portable and Wearable Health Devices

# 3 Description

The Texas Instruments bg28z610 Impedance Track™ gas gauge enables autonomous charge control through Master Mode I2C broadcasts of charging current and voltage information, eliminating software overhead that is typically incurred by the system's host controller.

The bg28z610 device provides a fully integrated pack-based solution with a flash programmable custom reduced instruction-set CPU (RISC), safety protection, and authentication for 1-series to 2-series cell Li-Ion and Li-Polymer battery packs.

The bq28z610 gas gauge communicates via an I<sup>2</sup>C compatible interface and combines an ultra-lowpower, high-speed TI bqBMP processor, highaccuracy analog measurement capabilities, integrated memory, an array of peripheral and communication ports, an N-channel FET drive, and a SHA-1 Authentication transform responder into a complete, high-performance battery management solution.


The bg28z610 device provides an array of battery and system safety functions, including overcurrent in discharge, short circuit in charge, and short circuit in discharge protection for the battery, as well as FET protection for the N-channel FETs, internal AFE watchdog, and cell balancing. Through firmware, the devices can provide a larger array of features against including protection overvoltage, undervoltage, overtemperature, and more.

#### Device Information<sup>(1)</sup>

DEVICE NAME	PACKAGE	BODY SIZE
bq28z610	VSON (12)	4 mm × 2.5 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

# Simplified Schematic



SLUSAS3 - APRIL 2014



www.ti.com

# **Table of Contents**

1 2 3 4	App Desc Simp	ures lications cription blified Schematic	1
5		sion History	
6		Configuration and Functions	
7	•	cifications	
	7.1	Absolute Maximum Ratings	
	7.2	Handling Ratings	
	7.3	Recommended Operating Conditions	
	7.4	Thermal Information	Ę
	7.5	Supply Current	5
	7.6	Power Supply Control	Ę
	7.7	Low-Voltage General Purpose I/O, TS1	6
	7.8	Power-On Reset (POR)	6
	7.9	Internal 1.8-V LDO	6
	7.10	Current Wake Comparator	7
	7.11	Coulomb Counter	7
	7.12	ADC Digital Filter	7
	7.13	ADC Multiplexer	8
	7.14	Cell Balancing Support	8
	7.15	Internal Temperature Sensor	8
	7.16	NTC Thermistor Measurement Support	
	7.17	High-Frequency Oscillator	
	7.18	Low-Frequency Oscillator	
	7.19	Voltage Reference 1	
		3	

	7.20	Voltage Reference 2	9
	7.21	Instruction Flash	9
	7.22	Data Flash	10
	7.23	Current Protection Thresholds	10
	7.24	Current Protection Timing	11
	7.25	N-CH FET Drive (CHG, DSG)	11
	7.26	I <sup>2</sup> C Interface I/O	12
	7.27	I <sup>2</sup> C Timing	12
	7.28	Typical Characteristics	13
8	Deta	iled Description	16
	8.1	Overview	16
	8.2	Functional Block Diagram	17
	8.3	Feature Description	18
	8.4	Device Functional Modes	22
9	App	lications and Implementation	24
	9.1	Application Information	
	9.2	Typical Applications	24
10		ver Supply Requirements	
11		out	
	•	Layout Guidelines	
12		ice and Documentation Support	
-	12.1	Trademarks	
	12.2		
	12.3	_	
	12.4	Glossary	
	.2.7	C.000a. y	


# 5 Revision History

DATE	REVISION	NOTES
April 2014	*	Initial Release



www.ti.com

6 Pin Configuration and Functions



**Pin Functions** 

PIN I/O		1/0	DESCRIPTION
NAME	DRZ	1/0	DESCRIPTION
VSS	1	Р	Device ground
SRN	2	IA	Analog input pin connected to the internal coulomb-counter peripheral for integrating a small voltage between SRP and SRN where SRP is the top of the sense resistor.
SRP	3	IA	Analog input pin connected to the internal coulomb-counter peripheral for integrating a small voltage between SRP and SRN where SRP is the top of the sense resistor.
TS1	4	IA	Input for ADC to the oversampled ADC channel
SCL	5	I/O	Serial Clock
SDA	6	I/O	Serial Data
DSG	7	0	N-Channel FET drive output pin
PACK	8	IA, P	Pack sense input pin
CHG	9	0	N-Channel FET drive output pin
PBI	10	Р	Power supply backup input pin
VC2	11	IA, P	Sense voltage input pin for most positive cell, balance current input for most positive cell. Primary power supply input and battery stack measurement input (BAT)
VC1	12	IA	Sense voltage input pin for least positive cell, balance current input for least positive cell
PWPD	, -		Exposed Pad, electrically connected to VSS (external trace)



# 7 Specifications

#### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

DESCRIPTION	PINS	VALUE
Supply voltage range, V <sub>CC</sub>	VC2, PBI	-0.3 to 30 V
	PACK	-0.3 to 30 V
	TS1	-0.3 to V <sub>REG</sub> + 0.3 V
Input voltage range, V <sub>IN</sub>	SRP, SRN	-0.3 to 0.3 V
	VC2	VC1 - 0.3 to VC1 + 8.5 V, or VSS + 30 V
	VC1	VSS – 0.3 to VSS + 8.5 V, or VSS + 30 V
Output voltage range, V <sub>O</sub>	CHG, DSG	-0.3 to 32 V
Maximum VSS current, I <sub>SS</sub>		50 mA
Functional Temperature, T <sub>FUNC</sub>		-40 to 110°C
Lead temperature (soldering, 10	s), T <sub>SOLDER</sub>	300°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

		MIN	MAX	UNIT
T <sub>STG</sub>	Storage temperature range	<del>-</del> 65	150	°C
	HBM <sup>(2)</sup>	-2	2	kV
ESD <sup>(1)</sup> Rating	CDM <sup>(3)</sup>	-500	500	V
	MM	-200	200	V

<sup>(1)</sup> Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

# 7.3 Recommended Operating Conditions

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 26 V (unless otherwise noted)

P.A	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply voltage	VC2, PBI	2.2		26	V
V <sub>SHUTDOWN</sub> -	Shutdown voltage	V <sub>PACK</sub> < V <sub>SHUTDOWN</sub> -	1.8	2.0	2.2	V
V <sub>SHUTDOWN+</sub>	Start-up voltage	V <sub>PACK</sub> > V <sub>SHUTDOWN</sub> + V <sub>HYS</sub>	2.05	2.25	2.45	V
V <sub>HYS</sub>	Shutdown voltage hysteresis	V <sub>SHUTDOWN+</sub> – V <sub>SHUTDOWN</sub>		250		mV
		SDA, SCL, SMBD, SMBC			5.5	
		TS1			$V_{REG}$	3
	land to altana name	SRP, SRN -0.2	-0.2		0.2	
V <sub>IN</sub>	Input voltage range	VC2	V <sub>VC1</sub>		V <sub>VC1</sub> + 5	V
		VC1	V <sub>VSS</sub>		V <sub>VSS</sub> + 5	·
		PACK			26	·
Vo	Output voltage range	CHG, DSG			26	V
C <sub>PBI</sub>	External PBI capacitor		2.2			μF
T <sub>OPR</sub>	Operating temperature		-40		85	°C

<sup>(2)</sup> Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(3)</sup> Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



www.ti.com SLUSAS3 – APRIL 2014

#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DRZ (12 Pins)	UNIT
R <sub>0JA, High K</sub>	Junction-to-ambient thermal resistance (2)	186.4	
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance (3)	90.4	
$R_{\theta JB}$	Junction-to-board thermal resistance (4)	110.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter <sup>(5)</sup>	96.7	*C/VV
ΨЈВ	Junction-to-board characterization parameter <sup>(6)</sup>	90	
R <sub>0</sub> JC(bottom)	Junction-to-case(bottom) thermal resistance (7)	n/a	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ<sub>JA</sub>, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

# 7.5 Supply Current

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}$ C to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	CHG = ON, DSG = ON, No Flash Write and CPU = ON		400	500		
I <sub>NORMAL</sub>	NORMAL Mode	CHG = ON, DSG = ON, No Flash Write and CPU = Halted		250	300	μA
	CLEED Mode	CHG = OFF, DSG = ON, No Communication on Bus		90	160	
ISLEEP	SLEEP Mode	CHG = OFF, DSG = OFF, No Communication on Bus		38	120	μA
I <sub>SHUTDOWN</sub>	SHUTDOWN Mode			0.5	2	μΑ

#### 7.6 Power Supply Control

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

PAR	RAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>SWITCHOVER</sub> -	VC2 to PACK switchover voltage	V <sub>VC2</sub> < V <sub>SWITCHOVER</sub> -	2.0	2.1	2.2	V
V <sub>SWITCHOVER+</sub>	PACK to VC2 switchover voltage	V <sub>VC2</sub> > V <sub>SWITCHOVER</sub> + V <sub>HYS</sub>	3.0	3.1	3.2	V
V <sub>HYS</sub>	Switchover voltage hysteresis	V <sub>SWITCHOVER+</sub> - V <sub>SWITCHOVER-</sub>		1000		mV
		VC2 pin, VC2 = 0 V, PACK = 25 V			1	
I <sub>LKG</sub>	Input Leakage	PACK pin, VC2 = 25 V, PACK = 0 V			1	μA
ILKG	current	VC2 and PACK pins, VC2 = 0 V, PACK = 0 V, PBI = 25 V			1	μΛ
R <sub>PACK(PD)</sub>	Internal pulldown resistance	PACK	30	40	50	kΩ



# 7.7 Low-Voltage General Purpose I/O, TS1

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	High-level input		0.65 x V <sub>REG</sub>			٧
V <sub>IL</sub>	Low-level input				0.35 x V <sub>REG</sub>	V
V <sub>OH</sub>	Output voltage high	I <sub>OH</sub> = - 1.0 mA	0.75 x V <sub>REG</sub>			٧
$V_{OL}$	Output voltage low	I <sub>OL</sub> = 1.0 mA			0.2 x V <sub>REG</sub>	٧
C <sub>IN</sub>	Input capacitance			5		рF
I <sub>LKG</sub>	Input leakage current				1	μΑ

# 7.8 Power-On Reset (POR)

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>REGIT</sub>	Negative-going voltage input	V <sub>REG</sub>	1.51	1.55	1.59	V
V <sub>HYS</sub>	Power-on reset hysteresis	V <sub>REGIT+</sub> - V <sub>REGIT-</sub>	70	100	130	mV
t <sub>RST</sub>	Power-on reset time		200	300	400	μs

#### 7.9 Internal 1.8-V LDO

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

P	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>REG</sub>	Regulator voltage		1.6	1.8	2.0	V
$\Delta V_{O(TEMP)}$	Regulator output over temperature	$\Delta V_{REG}/\Delta T_A$ , $I_{REG} = 10 \text{ mA}$		±0.25%		
$\Delta V_{O(LINE)}$	Line regulation	$\Delta V_{REG}/\Delta V_{BAT}$ , $V_{BAT} = 10 \text{ mA}$	-0 .6%		0.5%	
$\Delta V_{O(LOAD)}$	Load regulation	$\Delta V_{REG}/\Delta I_{REG}$ , $I_{REG} = 0$ mA to 10 mA	-1.5%		1.5%	
I <sub>REG</sub>	Regulator output current limit	V <sub>REG</sub> = 0.9 x V <sub>REG(NOM)</sub> , V <sub>IN</sub> > 2.2 V	20			mA
I <sub>SC</sub>	Regulator short-circuit current limit	V <sub>REG</sub> = 0 x V <sub>REG(NOM)</sub>	25	40	50	mA
PSRR <sub>REG</sub>	Power supply rejection ratio	$\Delta V_{BAT}/\Delta V_{REG}$ , I <sub>REG</sub> = 10 mA, V <sub>IN</sub> > 2.5 V, f = 10 Hz		40		dB
V <sub>SLEW</sub>	Slew rate enhancement voltage threshold	V <sub>REG</sub>	1.58	1.65		V

www.ti.com SLUSAS3 – APRIL 2014

# 7.10 Current Wake Comparator

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

PAI	RAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
		V <sub>WAKE</sub> = V <sub>SRP</sub> - V <sub>SRN</sub> WAKE_CONTROL[WK1, WK0] = 0,0	±0.3	±0.625	±0.9	mV
	Wake voltage	V <sub>WAKE</sub> = V <sub>SRP</sub> - V <sub>SRN</sub> WAKE_CONTROL[WK1, WK0] = 0,1	±0.6	±1.25	±1.8	mV
V <sub>WAKE</sub>	threshold	V <sub>WAKE</sub> = V <sub>SRP</sub> - V <sub>SRN</sub> WAKE_CONTROL[WK1, WK0] = 1,0	±1.2	±2.5	±3.6	mV
		$V_{\text{WAKE}} = V_{\text{SRP}} - V_{\text{SRN}} \text{ WAKE\_CONTROL[WK1, WK0]} = 1,1$	±2.4	±5.0	±7.2	mV
V <sub>WAKE(DRIFT)</sub>	Temperature drift of V <sub>WAKE</sub> accuracy			0.5%		°C
t <sub>WAKE</sub>	Time from application of current to wake			0.25	0.5	ms
t <sub>WAKE(SU)</sub>	Wake up comparator startup time	[WKCHGEN] = 0 and [WKDSGEN] = 0 to [WKCHGEN] = 1 and [WKDSGEN] = 1		250	640	μs

#### 7.11 Coulomb Counter

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Input voltage range		-100		100	mV
Full scale range		-V <sub>REF1</sub> /10		+V <sub>REF1</sub> /10	mV
Differential nonlinearity	16-bit, No missing codes			±1	LSB
Integral nonlinearity	16-bit, Best fit over input voltage range		±5.2	±22.3	LSB
Offset error	16-bit, Post-calibration		±1.3	±2.6	LSB
Offset error drift	15-bit + sign, Post-calibration		0.04	0.07	LSB/°C
Gain error	15-bit + sign, Over input voltage range		±131	±492	LSB
Gain error drift	15-bit + sign, Over input voltage range		4.3	9.8	LSB/°C
Effective input resistance		2.5			МΩ

# 7.12 ADC Digital Filter

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	ADCTL[SPEED1, SPEED0] = 0, 0		31.25		
tonius	ADCTL[SPEED1, SPEED0] = 0, 1	15.63			
tCONV	ADCTL[SPEED1, SPEED0] = 1, 0		7.81		ms
	ADCTL[SPEED1, SPEED0] = 1, 1	1.95			
Resolution	No missing codes, ADCTL[SPEED1, SPEED0] = 0, 0		16		Bits
	With sign, ADCTL[SPEED1, SPEED0] = 0, 0	14	15		
Effective appelution	With sign, ADCTL[SPEED1, SPEED0] = 0, 1	13	14		D:4-
Effective resolution	With sign, ADCTL[SPEED1, SPEED0] = 1, 0	11	12		Bits
	With sign, ADCTL[SPEED1, SPEED0] = 1, 1	9	10		

#### 7.13 ADC Multiplexer

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
		VC1-VSS, VC2-VC1	0.1980	0.2000	0.2020	
К	Scaling factor	VC2-VSS, PACK-VSS	0.0485	0.050	0.051	_
		V <sub>REF1</sub> /2	0.490	0.500	0.510	
		VC2-VSS, PACK-VSS	-0.2		20	V
$V_{IN}$	Input voltage range	TS1	-0.2		0.8 × V <sub>REF1</sub>	
		TS1	-0.2		0.8 × V <sub>REG</sub>	
I <sub>LKG</sub>	Input leakage current	VC1, VC2 cell balancing off, cell detach detection off, ADC multiplexer off			1	μΑ

# 7.14 Cell Balancing Support

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}$ C to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
R	Internal cell balance resistance	R <sub>DS(ON)</sub> for internal FET switch at 2 V < V <sub>DS</sub> < 4 V			200	Ω

### 7.15 Internal Temperature Sensor

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>TEMP</sub>	Internal temperature sensor voltage drift	V <sub>TEMPP</sub>	-1.9	-2.0	-2.1	mV/°C
		V <sub>TEMPP</sub> – V <sub>TEMPN</sub> <sup>(1)</sup>	0.177	0.178	0.179	mv/°C

<sup>(1)</sup> Assured by design

# 7.16 NTC Thermistor Measurement Support

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

P.A	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
R <sub>NTC(PU)</sub>	Internal pull-up resistance	TS1	14.4	18	21.6	kΩ
R <sub>NTC(DRIFT)</sub>	Resistance drift over temperature	TS1	-360	-280	-200	PPM/°C

#### 7.17 High-Frequency Oscillator

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
f <sub>HFO</sub>	Operating frequency			16.78		MHz
f <sub>HFO(ERR)</sub>	R) Frequency error	$T_A = -20$ °C to 70°C, includes frequency drift	-2.5%	±0.25%	2.5%	
		$T_A = -40$ °C to 85°C, includes frequency drift	-3.5%	±0.25%	3.5%	
t <sub>HFO(SU)</sub>	Start-up time	T <sub>A</sub> = -20°C to 85°C, Oscillator frequency within +/-3% of nominal, CLKCTL[HFRAMP] = 1			4	ms
		Oscillator frequency within +/-3% of nominal, CLKCTL[HFRAMP] = 0			100	μs

Product Folder Links: bq28z610

RUMENTS



www.ti.com S

#### 7.18 Low-Frequency Oscillator

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
f <sub>LFO</sub>	Operating frequency			262.144		kHz
f <sub>LFO(LP)</sub>	Operating frequency in low power mode			247		kHz
,	Frequency error	$T_A = -20$ °C to 70°C, includes frequency drift	-1.5%	±0.25%	1.5%	
f <sub>LFO(ERR)</sub>		T <sub>A</sub> = -40°C to 85°C, includes frequency drift	-2.5%	±0.25%	2.5%	
f <sub>LFO(LPERR)</sub>	Frequency error in low power mode		-5%		5%	
f <sub>LFO(FAIL)</sub>	Failure detection frequency		30	80	100	kHz

# 7.19 Voltage Reference 1

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

F	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>REF1</sub>	Internal reference voltage	T <sub>A</sub> = 25°C, after trim	1.215	1.220	1.225	V
V	Internal reference	$T_A = 0$ °C to 60°C, after trim		±50		DDM/9C
V <sub>REF1</sub> (DRIFT)	voltage drift	$T_A = -40$ °C to 85°C, after trim		±80		PPM/°C

# 7.20 Voltage Reference 2

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}$ C to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

P	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>REF2</sub>	Internal reference voltage	T <sub>A</sub> = 25°C, after trim	1.215	1.220	1.225	V
V	Internal reference	T <sub>A</sub> = 0°C to 60°C, after trim		±50		PPM/°C
V <sub>REF2</sub> (DRIFT)	voltage drift	$T_A = -40$ °C to 85°C, after trim		±80		PPIVI/ C

# 7.21 Instruction Flash

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

P	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	Data retention		10			Years
	Flash programming write cycles		1000			Cycles
t <sub>PROGWORD</sub>	Word programming time	$T_A = -40$ °C to 85°C			40	μs
t <sub>MASSERASE</sub>	Mass-erase time	$T_A = -40$ °C to 85°C			40	ms
t <sub>PAGEERASE</sub>	Page-erase time	$T_A = -40$ °C to 85°C			40	ms
I <sub>FLASHREAD</sub>	Flash-read current	$T_A = -40$ °C to 85°C			2	mA
I <sub>FLASHWRITE</sub>	Flash-write current	$T_A = -40$ °C to 85°C			5	mA
I <sub>FLASHERASE</sub>	Flash-erase current	$T_A = -40$ °C to 85°C			15	mA



# 7.22 Data Flash

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

PA	RAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	Data retention		10			Years
	Flash programming write cycles		20000			Cycles
t <sub>PROGWORD</sub>	Word programming time	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$			40	μs
t <sub>MASSERASE</sub>	Mass-erase time	$T_A = -40$ °C to 85°C			40	ms
t <sub>PAGEERASE</sub>	Page-erase time	$T_A = -40$ °C to 85°C			40	ms
I <sub>FLASHREAD</sub>	Flash-read current	$T_A = -40$ °C to 85°C			1	mA
I <sub>FLASHWRITE</sub>	Flash-write current	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$		·	5	mA
I <sub>FLASHERASE</sub>	Flash-erase current	$T_A = -40$ °C to 85°C			15	mA

# 7.23 Current Protection Thresholds

Typical values stated where  $T_A = 25^{\circ}$ C and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}$ C to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V	OCD detection threshold voltage	$V_{OCD} = V_{SRP} - V_{SRN}$ PROTECTION_CONTROL[RSNS] = 1	-16.6		-100	mV
V <sub>OCD</sub>	range	$V_{OCD} = V_{SRP} - V_{SRN}$ PROTECTION_CONTROL[RSNS] = 0	-8.3		-50	IIIV
ΔV <sub>OCD</sub>	OCD detection threshold voltage	$V_{OCD} = V_{SRP} - V_{SRN}$ PROTECTION_CONTROL[RSNS] = 1		-5.56		mV
program step	$V_{OCD} = V_{SRP} - V_{SRN}$ PROTECTION_CONTROL[RSNS] = 0		-2.78		IIIV	
SCC detection $\Delta V_{SCC} \qquad \text{threshold voltage} \\ \text{range}$	$V_{SCC} = V_{SRP} - V_{SRN}$ PROTECTION_CONTROL[RSNS] = 1	44.4		200	mV	
		$V_{SCC} = V_{SRP} - V_{SRN}$ PROTECTION_CONTROL[RSNS] = 0	22.2		100	IIIV
$\Delta V_{SCC}$	SCC detection threshold voltage	$V_{SCC} = V_{SRP} - V_{SRN}$ , PROTECTION_CONTROL[RSNS] = 1		22.2		mV
	program step	$V_{SCC} = V_{SRP} - V_{SRN}$ , PROTECTION_CONTROL[RSNS] = 0		11.1		
	SCD1 detection	$V_{SCD1} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 1	-44.4		-200	mV
V <sub>SCD1</sub>	threshold voltage range	$V_{SCD1} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 0	-22.2		-100	mv
<b>A</b> \/	SCD1 detection	$V_{SCD1} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 1		-22.2		mV
ΔV <sub>SCD1</sub>	threshold voltage program step	$V_{SCD1} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 0		-11.1		mv
M	SCD2 detection	$V_{SCD2} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 1	-44.4		-200	m\/
V <sub>SCD2</sub>	threshold voltage range	$V_{SCD2} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 0	-22.2		-100	- mV
<b>A</b> \ /	SCD2 detection	$V_{SCD2} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 1		-22.2		
$\Delta V_{SCD2}$	threshold voltage program step	$V_{SCD2} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 0		-11.1		mV

www.ti.com

7.24 Current Protection Timing

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t <sub>OCD</sub>	OCD detection delay time		1		31	ms
$\Delta t_{OCD}$	OCD detection delay time program step			2		ms
t <sub>SCC</sub>	SCC detection delay time		0		915	μs
$\Delta t_{SCC}$	SCC detection delay time program step			61		μs
+	SCD1 detection delay time	PROTECTION_CONTROL[SCDDx2] = 0	0		915	μs
SCD1		PROTECTION_CONTROL[SCDDx2] = 1	0		1850	
•	SCD1 detection	PROTECTION_CONTROL[SCDDx2] = 0		61		
∆t <sub>SCD1</sub>	delay time program step	PROTECTION_CONTROL[SCDDx2] = 1		121		μs
	SCD2 detection	PROTECTION_CONTROL[SCDDx2] = 0	0		458	
t <sub>SCD2</sub>	delay time	PROTECTION_CONTROL[SCDDx2] = 1	0		915	μs
	SCD2 detection	PROTECTION_CONTROL[SCDDx2] = 0		30.5		
∆t <sub>SCD2</sub>	delay time program step	PROTECTION_CONTROL[SCDDx2] = 1		61		μs
t <sub>DETECT</sub>	Current fault detect time	$V_{SRP} - V_{SRN} = V_T - 3$ mV for OCD, SCD1, and SC2, $V_{SRP} - V_{SRN} = V_T + 3$ mV for SCC			160	μs
t <sub>ACC</sub>	Current fault delay time accuracy	Max delay setting	-10%		10%	

# 7.25 N-CH FET Drive (CHG, DSG)

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	Output voltage	Ratio DSG = $(V_{DSG} - V_{VC2})/V_{VC2}$ , 2.2 V < $V_{VC2}$ < 4.07 V, 10 M $\Omega$ between PACK and DSG	2.133	2.333	2.467	
	ratio	Ratio <sub>CHG</sub> = (V <sub>CHG</sub> – V <sub>VC2</sub> )/V <sub>VC2</sub> , 2.2 V < V <sub>VC2</sub> < 4.07 V, 10 M $\Omega$ between BAT and CHG	2.133	2.333	2.467	
V <sub>(FETON)</sub> Output voltage, CHG and DSG of	Output voltage,	$V_{DSG(ON)} = V_{DSG} - V_{VC2}, V_{VC2} \ge 4.07$ V, 10 MΩ between PACK and DSG, $V_{VC2} = 18$ V	8.75	9.5	10.25	V
	CHG and DSG on	$V_{CHG(ON)} = V_{CHG} - V_{VC2}, V_{VC2} \ge 4.07$ V, 10 MΩ between VC2 and CHG, $V_{VC2} = 18$ V	8.75	9.5	10.25	V
	Output voltage,	$V_{DSG(OFF)}$ = $V_{DSG}$ – $V_{PACK}$ , 10 M $\Omega$ between PACK and DSG	-0.4		0.4	V
V <sub>(FETOFF)</sub>	CHG and DSG off	$V_{CHG(OFF)}$ = $V_{CHG} - V_{BAT}$ , 10 MΩ between VC2 and CHG	-0.4		0.4	V
		$V_{DSG}$ from 0% to 35% $V_{DSG(ON)(TYP)}$ , $V_{BAT} \ge 2.2$ V, $C_L = 4.7$ nF between DSG and PACK, 5.1 k $\Omega$ between DSG and $C_L$ , 10 M $\Omega$ between PACK and DSG		200	500	
t <sub>R</sub>	Rise time	$V_{CHG}$ from 0% to 35% $V_{CHG(ON)(TYP)}$ , $V_{VC2} \ge 2.2$ V, $C_L = 4.7$ nF between CHG and VC2, 5.1 kΩ between CHG and $C_L$ , 10 MΩ between VC2 and CHG		200	500	μs
	Fall time	$V_{DSG}$ from $V_{DSG(ON)(TYP)}$ to 1 V, $V_{VC2}$ ≥ 2.2 V, $C_L$ = 4.7 nF between DSG and PACK, 5.1 kΩ between DSG and $C_L$ , 10 MΩ between PACK and DSG		40	300	
t <sub>F</sub>		$V_{CHG}$ from $V_{CHG(ON)(TYP)}$ to 1 V, $V_{VC2} ≥ 2.2$ V, $C_L = 4.7$ nF between CHG and VC2, 5.1 kΩ between CHG and $C_L$ , 10 MΩ between VC2 and CHG		40	200	μs

# TEXAS INSTRUMENTS

# 7.26 I<sup>2</sup>C Interface I/O

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>IH</sub>	Input voltage high	SCL, SDA, V <sub>REG</sub> = 1.8 V (STANDARD and FAST modes)	0.7 × V <sub>REG</sub>			V
V <sub>IL</sub>	Input voltage low	SCL, SDA, V <sub>REG</sub> = 1.8 V (STANDARD and FAST modes)	-0.5		0.3 <b>x</b> V <sub>REG</sub>	V
V	Output low voltage	SCL, SDA, V <sub>REG</sub> = 1.8 V, I <sub>OL</sub> = 3 mA (FAST mode)			0.2 <b>x</b> V <sub>REG</sub>	V
V <sub>OL</sub>	Output low voltage	SCL, SDA, $V_{REG} > 2.0 \text{ V}$ , $I_{OL} = 3 \text{ mA}$ (STANDARD and FAST modes)			0.4	٧
C <sub>IN</sub>	Input capacitance				10	pF
I <sub>LKG</sub>	Input leakage current			1		μΑ
R <sub>PD</sub>	Pull-down resistance			3.3		kΩ

# 7.27 I<sup>2</sup>C Timing

Typical values stated where  $T_A = 25^{\circ}\text{C}$  and VCC = 7.2 V, Min/Max values stated where  $T_A = -40^{\circ}\text{C}$  to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t <sub>R</sub>	Clock rise time	10% to 90%			300	ns
t <sub>F</sub>	Clock fall time	90% to 10%			300	ns
t <sub>HIGH</sub>	Clock high period		600			ns
t <sub>LOW</sub>	Clock low period		1.3			μs
t <sub>SU(START)</sub>	Repeated start setup time		600			ns
t <sub>d(START)</sub>	Start for first falling edge to SCL		600			ns
t <sub>SU(DATA)</sub>	Data setup time		100			ns
t <sub>HD(DATA)</sub>	Data hold time		0			μs
t <sub>SU(STOP)</sub>	Stop setup time		600			ns
t <sub>BUF</sub>	Bus free time between stop and start		1.3			μs
f <sub>SW</sub>	Clock operating frequency	SLAVE mode, SCL 50% duty cycle			400	kHz





Figure 1. I<sup>2</sup>C Timing



www.ti.com

# 7.28 Typical Characteristics







Figure 2. CC Offset Error Vs. Temperature









Figure 4. Reference Voltage Vs. Temperature

Figure 5. Low-Frequency Oscillator Vs. Temperature






Figure 6. High-Frequency Oscillator Vs. Temperature

Figure 7. Overcurrent Discharge Protection Threshold Vs. Temperature

Copyright © 2014, Texas Instruments Incorporated

Product Folder Links: bq28z610

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**




Figure 8. Short Circuit Charge Protection Threshold Vs.
Temperature




Figure 9. Short Circuit Discharge 1 Protection Threshold Vs. Temperature




Figure 10. Short Circuit Discharge 2 Protection Threshold Vs. Temperature




Figure 11. Overcurrent Delay Time Vs. Temperature




Figure 12. Short Circuit Charge Current Delay Time Vs.
Temperature




Figure 13. Short Circuit Discharge 1 Delay Time Vs. Temperature


Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



www.ti.com

**Typical Characteristics (continued)** 








Figure 15.  $V_{\text{CELL}}$  Measurement at 3.5-V Vs. Temperature




Figure 16.  $V_{CELL}$  Measurement at 4.25-V Vs. Temperature




Figure 17. I measured Vs. Temperature

bq28z610

SLUSAS3 – APRIL 2014 www.ti.com



# 8 Detailed Description

#### 8.1 Overview

The bq28z610 gas gauge is a fully integrated battery manager that employs flash-based firmware and integrated hardware protection to provide a complete solution for battery stack architectures composed of 1-series or 2-series cells. The bq28z610 device interfaces with a host system via an  $I^2C$  protocol. High-performance, integrated analog peripherals enable support for a sense resistor down to 1 m $\Omega$  and simultaneous current/voltage data conversion for instant power calculations. The following sections detail all of the major component blocks included as part of the bq28z610 device.



#### 8.2 Functional Block Diagram

Figure 18 depicts the analog and digital peripheral content in the bq28z610 device.




Figure 18. bq28z610 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Battery Parameter Measurements

The bq28z610 device measures cell voltage and current simultaneously and also measures temperature to calculate the information related to remaining capacity, full charge capacity, state of health, and other gauging parameters.

#### 8.3.1.1 bg28z610 Processor

The bq28z610 device employs a custom, TI-proprietary processor design that features a Harvard architecture and operates at frequencies up to 4.2 MHz. Using an adaptive, three-stage instruction pipeline, the bq28z610 processor supports variable instruction length of 8, 16, or 24 bits.

#### 8.3.2 Coulomb Counter (CC)

The first ADC is an integrating converter designed specifically for coulomb counting. The converter resolution is a function of its full-scale range and number of bits, yielding a 3.74-µV resolution.

#### 8.3.3 CC Digital Filter

The CC digital filter generates a 16-bit conversion value from the delta-sigma CC front-end. Its FIR filter uses the LFO clock output, which allows it to stop the HFO clock during conversions. New conversions are available every 250 ms while CCTL[CC\_ON] = 1. Proper use of this peripheral requires turning on the CC modulator in the AFE.

#### 8.3.4 ADC Multiplexer

The ADC multiplexer provides selectable connections to the VCx inputs, TS1 inputs, internal temperature sensor, internal reference voltages, internal 1.8-V regulator, PACK input, and VSS ground reference input. In addition, the multiplexer can independently enable the TS1 input connection to the internal thermistor biasing circuitry, and also enables the user to short the multiplexer inputs for test and calibration purposes.

#### 8.3.5 Analog-to-Digital Converter (ADC)

The second ADC is a 16-bit delta-sigma converter designed for general-purpose measurements. The ADC automatically scales the input voltage range during sampling based on channel selection. The converter resolution is a function of its full-scale range and number of bits, yielding a 38-µV resolution. The default conversion time of the ADC is 31.25 ms, but is user-configurable down to 1.95 ms. Decreasing the conversion time presents a tradeoff between conversion speed and accuracy, as the resolution decreases for faster conversion times.

#### 8.3.6 ADC Digital Filter

The ADC digital filter generates a 24-bit conversion result from the delta-sigma ADC front end. Its FIR filter uses the LFO clock, which allows it to stop the HFO clock during conversions. The ADC digital filter is capable of providing two 24-bit results: one result from the delta-sigma ADC front-end and a second synchronous result from the delta-sigma CC front-end.

### 8.3.7 Internal Temperature Sensor

An internal temperature sensor is available on the bq28z610 device to reduce the cost, power, and size of the external components necessary to measure temperature. It is available for connection to the ADC using the multiplexer, and is ideal for quickly determining pack temperature under a variety of operating conditions.

#### 8.3.8 External Temperature Sensor Support

The TS1 input is enabled with an internal  $18-k\Omega$  (Typ.) linearization pull-up resistor to support the use of a  $10-k\Omega$  (25°C) NTC external thermistor, such as the Semitec 103AT-2. The NTC thermistor should be connected between VSS and the individual TS1 pin. The analog measurement is then taken via the ADC through its input multiplexer. If a different thermistor type is required, then changes to configurations may be required.

#### **Feature Description (continued)**




Figure 19. External Thermistor Biasing

#### 8.3.9 Power Supply Control

The bq28z610 device manages its supply voltage dynamically according to operating conditions. When  $V_{VC2} > V_{SWITCHOVER-} + V_{HYS}$ , the AFE connects an internal switch to BAT and uses this pin to supply power to its internal 1.8-V LDO, which subsequently powers all device logic and flash operations. Once VC2 decreases to  $V_{VC2} < V_{SWITCHOVER-}$ , the AFE disconnects its internal switch from VC2 and connects another switch to PACK, allowing sourcing of power from a charger (if present). An external capacitor connected to PBI provides a momentary supply voltage to help guard against system brownouts due to transient short-circuit or overload events that pull VC2 below  $V_{SWITCHOVER-}$ .

# 8.3.10 Power-On Reset

In the event of a power-cycle, the bq28z610 AFE holds its internal RESET output pin high for  $t_{RST}$  duration to allow its internal 1.8-V LDO and LFO to stabilize before running the AGG. The AFE enters power-on reset when the voltage at  $V_{REG}$  falls below  $V_{REGIT-}$  and exits reset when  $V_{REG}$  rises above  $V_{REGIT-} + V_{HYS}$  for  $t_{RST}$  time. After  $t_{RST}$ , the bq28z610 AGG will write its trim values to the AFE.




Figure 20. POR Timing Diagram

#### 8.3.11 Bus Communication Interface

The bq28z610 device has an I<sup>2</sup>C bus communication interface. This device has the option to broadcast information to a smart charger to provide key information to adjust the charging current and charging voltage based on the temperature or individual cell voltages.



#### Feature Description (continued)

#### **CAUTION**

If the device is configured as a single-master architecture (an application processor) and an occasional NACK is detected in the operation, the master can resend the transaction. However, in a multi-master architecture, an incorrect ACK leading to accidental loss of bus arbitration can cause a master to wait incorrectly for another master to clear the bus. If this master does not get a bus-free signal, then it must have in place a method to look for the bus and assume it is free after some period of time. Also, if possible, set the clock speed to be 100 kHz or less to significantly reduce the issue described above for multi-mode operation.

# 8.3.12 Cell Balancing Support

The integrated cell balancing FETs included in the bq28z610 device enable the AFE to bypass cell current around a given cell or numerous cells to effectively balance the entire battery stack. External series resistors placed between the cell connections and the VCx input pins set the balancing current magnitude. The cell balancing circuitry can be enabled or disabled via the CELL\_BAL\_DET[CB2, CB1] control register. Series input resistors between 100  $\Omega$  and 1 k $\Omega$  are recommended for effective cell balancing.




Figure 21. Internal Cell Balancing

#### 8.3.13 N-Channel Protection FET Drive

The bq28z610 device controls two external N-Channel MOSFETs in a back-to-back configuration for battery protection. The charge (CHG) and discharge (DSG) FETs are automatically disabled if a safety fault (AOLD, ASSC, ASCD, SOV) is detected, and can also be manually turned off using AFE\_CONTROL[CHGEN, DSGEN] = 0, 0. When the gate drive is disabled, an internal circuit discharges CHG to VC2 and DSG to PACK.

#### 8.3.14 Low Frequency Oscillator

The bq28z610 AFE includes a low frequency oscillator (LFO) running at 262.144 kHz. The AFE monitors the LFO frequency and indicates a failure via LATCH\_STATUS[LFO] if the output frequency is much lower than normal.

# 8.3.15 High Frequency Oscillator

The bq28z610 AGG includes a high frequency oscillator (HFO) running at 16.78 MHz. It is synthesized from the LFO output and scaled down to 8.388 MHz with 50% duty cycle.

# 8.3.16 1.8-V Low Dropout Regulator

The bq28z610 AFE contains an integrated 1.8 V LDO that provides regulated supply voltage for the device CPU and internal digital logic.

bq28z610
www.ti.com
SLUSAS3 – APRIL 2014

#### Feature Description (continued)

#### 8.3.17 Internal Voltage References

The bq28z610 AFE provides two internal voltage references with  $V_{REF1}$ , used by the ADC and CC, while  $V_{REF2}$  is used by the LDO, LFO, current wake comparator, and OCD/SCC/SCD1/SCD2 current protection circuitry.

#### 8.3.18 Overcurrent in Discharge Protection

The overcurrent in discharge (OCD) function detects abnormally high current in the discharge direction. The overload in discharge threshold and delay time are configurable via the OCD\_CONTROL register. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance via the PROTECTION\_CONTROL register. The detection circuit also incorporates a filtered delay before disabling the CHG and DSG FETs. When an OCD event occurs, the LATCH\_STATUS[OCD] bit is set to 1 and is latched until it is cleared and the fault condition has been removed.

#### 8.3.19 Short-Circuit Current in Charge Protection

The short-circuit current in charge (SCC) function detects catastrophic current conditions in the charge direction. The short-circuit in charge threshold and delay time are configurable via the SCC\_CONTROL register. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance via the PROTECTION\_CONTROL register. The detection circuit also incorporates a blanking delay before disabling the CHG and DSG FETs. When an SCC event occurs, the LATCH\_STATUS[SCC] bit is set to 1 and is latched until it is cleared and the fault condition has been removed.

#### 8.3.20 Short-Circuit Current in Discharge 1 and 2 Protection

The short-circuit current in discharge (SCD) function detects catastrophic current conditions in the discharge direction. The short-circuit in discharge thresholds and delay times are configurable via the SCD1\_CONTROL and SCD2\_CONTROL registers. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance via the PROTECTION\_CONTROL register. The detection circuit also incorporates a blanking delay before disabling the CHG and DSG FETs. When an SCD event occurs, the LATCH\_STATUS[SCD1] or LATCH\_STATUS[SCD2] bit is set to 1 and is latched until it is cleared and the fault condition has been removed.

#### 8.3.21 Primary Protection Features

The bq28z610 gas gauge supports the following battery and system level protection features, which can be configured using firmware:

- Cell Undervoltage Protection
- Cell Overvoltage Protection
- Overcurrent in CHARGE Mode Protection
- Overcurrent in DISCHARGE Mode Protection
- Overload in DISCHARGE Mode Protection
- Short Circuit in CHARGE Mode Protection
- · Overtemperature in CHARGE Mode Protection
- Overtemperature in DISCHARGE Mode Protection
- Precharge Timeout Protection
- Fast Charge Timeout Protection

#### 8.3.22 Gas Gauging

This device uses the Impedance Track™ technology to measure and determine the available charge in battery cells. The accuracy achieved using this method is better than 1% error over the lifetime of the battery. There is no full charge/discharge learning cycle required. See the *Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm* Application report (SLUA364B) for further details.

#### 8.3.23 Charge Control Features

This device supports charge control features, such as:

JEITA temperature ranges T1, T2, T3, T4, T5, and T6. Reports charging voltage and charging current based



#### **Feature Description (continued)**

on the active temperature range

- More complex charging profiles, including sub-ranges within a standard temperature range
- Reports the appropriate charging current required for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger, using the bus communication interface
- Determines the chemical state of charge of each battery cell using the Impedance Track method and with the
  use of cell balancing for multiple cells in series reduces the voltage difference between cells
- Pre-charging/zero-volt charging
- Charge inhibit and charge suspend if battery pack temperature is out of programmed range.
- Reports charging faults and indicates charge status via charge and discharge alarms

#### 8.3.24 Authentication

This device supports security by:

- Authentication by the host using SHA-1 method
- SHA-1 authentication required by the gas gauge before device can be unsealed or allow full access

#### 8.4 Device Functional Modes

This device supports three modes, but the current consumption varies, based on firmware control of certain functions and modes of operation:

- NORMAL mode: In this mode, the device performs measurements, calculations, protection decisions and data updates every 250-ms intervals. Between these intervals, the device is operating in a reduced power stage to minimize total average current consumption.
- SLEEP mode: In this mode, the device performs measurements, calculations, protection decisions and data
  updates in adjustable time intervals. Between these intervals, the device is operating in a reduced power
  stage to minimize total average current consumption.
- SHUTDOWN mode: The device is completely disabled.

#### 8.4.1 Lifetime Logging Features

The device supports data logging of several key parameters for warranty and analysis:

- · Maximum and Minimum Cell Temperature
- Maximum Current in CHARGE or DISCHARGE Mode
- Maximum and Minimum Cell Voltages

#### 8.4.2 Configuration

The device supports accurate data measurements and data logging of several key parameters.

#### 8.4.2.1 Coulomb Counting

The device uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement. The ADC measures charge/discharge flow of the battery by measuring the voltage across a very small external sense resistor. The integrating ADC measures a bipolar signal from a range of -100 mV to 100 mV, with a positive value when  $V_{(SRP)} - V_{(SRN)}$ , indicating charge current and a negative value indicating discharge current. The integration method uses a continuous timer and internal counter, which has a rate of 0.65 nVh.

### 8.4.2.2 Cell Voltage Measurements

The bq28z610 measures the individual cell voltages at 250-ms intervals using an ADC. This measured value is internally scaled for the ADC and is calibrated to reduce any errors due to offsets. This data is also used for calculating the impedance of the individual cell for Impedance Track gas gauging.

#### 8.4.2.3 Current Measurements

The current measurement is performed by measuring the voltage drop across the external sense resistor (1 m $\Omega$  to 3 m $\Omega$ ) and the polarity of the differential voltage determines if the cell is in the CHARGE or DISCHARGE mode.

RUMENTS bg28z610

SLUSAS3 - APRIL 2014

# **Device Functional Modes (continued)**

# 8.4.2.4 Auto Calibration

The auto-calibration feature helps to cancel any voltage offset across the SRP and SRN pins for accurate measurement of the cell voltage, charge/discharge current, and thermistor temperature. The auto-calibration is performed when there is no communication activity for a minimum of 5 s on the bus lines.

# 8.4.2.5 Temperature Measurements

This device has an internal sensor for on die temperature measurement and ability to support external temperature measurements via the external NTC on the TS1 pin. These two measurements are individually enabled and configured.




# 9 Applications and Implementation

# 9.1 Application Information

The bq28z610 gas gauge is a primary protection device that can be used with a 1-series or 2-series Li-lon/Li Polymer battery pack. To implement and design a comprehensive set of parameters for a specific battery pack, the user needs Battery Management Studio (bqStudio), which is a graphical user-interface tool installed on a PC during development. The firmware installed in the product has default values, which are summarized in the bq28z610 Technical Reference Manual (SLUUA65) for this product. Using the BMS tool, these default values can be changed to cater to specific application requirements during development once the system parameters are known, such as fault trigger thresholds for protection, enable/disable of certain features for operation, configuration of cells, chemistry that best matches the cell used, and more. This data can be referred to as the "golden image."

# 9.2 Typical Applications

The following is the bq28z610 application schematic for the 2-series configuration.



Note: The input filter capacitors of 0.1  $\mu F$  for the SRN and SRP pins must be located near the pins of the device.

Figure 22. bq28z610 2-Series Cell Typical Implementation

#### 9.2.1 Design Requirements (Default)

Design Parameter	Example		
Cell Configuration	2s1p (2-series with 1 Parallel)		
Design Capacity	4400 mAH		
Device Chemistry	100 (LiCoO2/graphitized carbon)		
Cell Overvoltage at Standard Temperature	4300 mV		
Cell Undervoltage	2500 mV		
Shutdown Voltage	2300 mV		
Overcurrent in CHARGE Mode	6000 mA		
Overcurrent in DISCHARGE Mode	–6000 mA		
Short Circuit in CHARGE Mode	0.1 V/Rsense across SRP, SRN		



www.ti.com SLUSAS3 – APRIL 2014

#### Typical Applications (continued)

Design Parameter	Example		
Short Circuit in DISCHARGE 1 Mode	0.1 V/Rsense across SRP, SRN		
Safety Over Voltage	4500 mV		
Cell Balancing	Disabled		
Internal and External Temperature Sensor	Enabled		
Under Temperature Charging	0°C		
Under Temperature Discharging	0°C		
BROADCAST Mode	Enabled		

# 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Setting Design Parameters

For the firmware settings needed for the design requirements, refer to the *bq28z610 Technical Reference Manual* (SLUUA65).

- To set the 2s1p battery pack, go to data flash Configuration: DA Configuration register's bit 0 (CC0) = 1.
- To set design capacity, set the data flash value to 4400 in the **Gas Gauging: Design: Design Capacity** register.
- To set device chemistry, go to data flash **SBS Configuration: Data: Device Chemistry**. The bqStudio software automatically populates the correct chemistry identification. This selection is derived from using the bqCHEM feature in the tools and choosing the option that matches the device chemistry from the list.
- To protect against cell overvoltage, set the data flash value to 4300 in Protections: COV: Standard Temp.
- To protect against cell undervoltage, set the data flash value to 2500 in the *Protections: CUV* register.
- To set the shutdown voltage to prevent further pack depletion due to low pack voltage, program Power: Shutdown: Shutdown voltage = 2300.
- To protect against large charging currents when the AC adapter is attached, set the data flash value to 6000 in the *Protections: OCC: Threshold* register.
- To protect against large discharging currents when heavy loads are attached, set the data flash value to -6000 in the *Protections: OCD: Threshold* register.
- Program a short circuit delay timer and threshold setting to enable the operating the system for large short transient current pulses. These two parameters are under *Protections: ASCC: Threshold* = 100 for charging current. The discharge current setting is Protections: ASCD:Threshold = -100 mV.
- To prevent the cells from overcharging and adding a second level of safety, there is a register setting that will
  shutdown the device if any of the cells voltage measurement is greater than the Safety Over Voltage setting
  for greater than the delay time. Set this data flash value to 4500 in *Permanent Fail: SOV: Threshold*.
- To disable the cell balancing feature, set the data flash value to 0 in **Settings: Configuration: Balancing Configuration**: bit 0 (CB).
- To enable the internal temperature and the external temperature sensors: Set **Settings:Configuration: Temperature Enable**: Bit 0 (TSInt) = 1 for the internal sensor; set Bit 1 (TS1) = 1 for the external sensor.
- To prevent charging of the battery pack if the temperature falls below 0°C, set *Protections: UTC:Threshold* = 0.
- To prevent discharging of the battery pack if the temperature falls below 0°C, set **Protections: UTD:Threshold** = 0.
- To provide required information to the smart chargers, the gas gauge must operate in BROADCAST mode. To enable this, set the [BCAST] bit in *Configuration:* SBS Configuration 2: Bit 0 [BCAST] = 1.

Each parameter listed for fault trigger thresholds has a delay timer setting associated for any noise filtering. These values, along with the trigger thresholds for fault detection, may be changed based upon the application requirements using the data flash settings in the appropriate register stated in the *bq28z610 Technical Reference Manual* (SLUUA65).

bq28z610

SLUSAS3 – APRIL 2014 www.ti.com



#### 9.2.3 Calibration Process

The calibration of Current, Voltage, and Temperature readings is accessible by writing 0xF081 or 0xF082 to *ManufacturerAccess()*. A detailed procedure is included in the *bq28z610 Technical Reference Manual* (SLUUA65) in the *Calibration* section. The description allows for calibration of Cell Voltage Measurement Offset, Battery Voltage, Pack Voltage, Current Calibration, Coulomb Counter Offset, PCB Offset, CC Gain/Capacity Gain, and Temperature Measurement for both internal and external sensors.



bq28z610

www.ti.com SLUSAS3 – APRIL 2014

# 10 Power Supply Requirements

There are two inputs for this device, the PACK input and VC2. The PACK input can be an unregulated input from a typical AC adapter. This input should always be greater than the maximum voltage associated with the number of series cells configured. The input voltage for the VC2 pin will have a minimum of 2.2 V to a maximum of 26 V with the recommended external RC filter.




# 11 Layout

# 11.1 Layout Guidelines

The layout for the high-current path begins at the PACK+ pin of the battery pack. As charge current travels
through the pack, it finds its way through protection FETs, a chemical fuse, the lithium-ion cells and cell
connections, and the sense resistor, and then returns to the PACK- pin. In addition, some components are
placed across the PACK+ and PACK- pins to reduce effects from electrostatic discharge.

- The N-channel charge and discharge FETs must be selected for a given application. Most portable battery applications are a good option for the CSD16412Q5A. These FETs are rated at 14-A, 25-V device with Rds(on) of 11 m $\Omega$  when the gate drive voltage is 10 V. The gates of all protection FETs are pulled to the source with a high-value resistor between the gate and source to ensure they are turned off if the gate drive is open. The capacitors (both 0.1  $\mu$ F values) placed across the FETs are to help protect the FETs during an ESD event. The use of two devices ensures normal operation if one of them becomes shorted. For effective ESD protection, the copper trace inductance of the capacitor leads must be designed to be as short and wide as possible. Ensure that the voltage rating of both these capacitors are adequate to hold off the applied voltage if one of the capacitors becomes shorted.
- The quality of the Kelvin connections at the sense resistor is critical. The sense resistor must have a temperature coefficient no greater than 50 ppm in order to minimize current measurement drift with temperature. Choose the value of the sense resistor to correspond to the available overcurrent and short-circuit ranges of the bq28z610. Select the smallest value possible in order to minimize the negative voltage generated on the bq28z610 VSS node(s) during a short circuit. This pin has an absolute minimum of –0.3 V. Parallel resistors can be used as long as good Kelvin sensing is ensured. The device is designed to support a 1-mΩ to 3-mΩ sense resistor.
- A pair of series 0.1-μF ceramic capacitors is placed across the PACK+ and PACK- pins to help in the
  mitigation of external electrostatic discharges. The two devices in series ensure continued operation of the
  pack if one of the capacitors becomes shorted. Optionally, a transorb such as the SMBJ2A can be placed
  across the pins to further improve ESD immunity.
- In reference to the gas gauge circuit the following features require attention for component placement and layout; Differential Low-Pass Filter, I<sup>2</sup>C communication and PBI (Power Backup Input).
- The bq28z610 uses an integrating delta-sigma ADC for current measurements. Add a 100-Ω resistor from the sense resistor to the SRP and SRN inputs of the device. Place a 0.1-μF filter capacitor across the SRP and SRN inputs. Optional 0.1-μF filter capacitors can be added for additional noise filtering for each sense input pin to ground, if required for your circuit. Place all filter components as close as possible to the device. Route the traces from the sense resistor in parallel to the filter circuit. Adding a ground plane around the filter network can add additional noise immunity.






Figure 23. bq28z610 Differential Filter

• The bq28z610 has an internal LDO that is internally compensated and does not require an external decoupling capacitor. The PBI pin is used as a power supply backup input pin providing power during brief transient power outages. A standard 2.2-µF ceramic capacitor is connected from the PBI pin to ground, as shown in application example.

The I<sup>2</sup>C clock and data pins have integrated high-voltage ESD protection circuits; however, adding a Zener




www.ti.com

**Layout Guidelines (continued)** 

# diode and series resistor provides more robust ESD performance. The I<sup>2</sup>C clock and data lines have internal pull-down. When the gas gauge senses that both lines are low (such as during removal of the pack), the

device performs auto-offset calibration and then goes into SLEEP mode to conserve power.

#### 11.1.1 Layout Example



- O Via connects between two layers

Figure 24. bq28z610 Board Layout



# 12 Device and Documentation Support

#### 12.1 Trademarks

Impedance Track is a trademark of Texas Instruments. I<sup>2</sup>C is a trademark of NXP B.V. Corporation.

# 12.2 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


### 12.3 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from Disclosing party under this Agreement, or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

#### 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- Small Outline No-Lead (SON) package configuration.

C. Small Outline No—Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

This package is lead-free.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** Communications and Telecom amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.dlp.com www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface Medical www.ti.com/medical interface.ti.com Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity