Assembly Program Analysis

Simulation Result

The table below follows the full code provided in this document, table below shows the effect of $\fintsymbol{\it JMP}$ and $\fill{\it PRESENT}$ as well.

Some degree of pipelining are applied to instructions that involves load and storage, the result will show up in the next cycle (next IF1).

Code	Time Duration	Mem\Reg\Port
NOOP	0ns-160ns	n\a
LDR R1 #123	160ns-400ns	R1 <= 007B
AND R2 R1 #111	400ns-640ns	R2 <= 006B
LDR R3 R2	640ns-840ns	R3 <= FFFF
LDR R4 \$2	840ns-1120ns	R4 <= 007B
SUBV R4 R1 #23	1120ns-1360ns	R4 <= 0064
CLFZ	1120ns-1520ns	n\a
SUB R1 #23	1520ns-1760ns	n\a
STR R2 \$100	1760ns-2000ns	\$100 <= 006B
LDR R6 \$100	2000ns-2280ns	R6 <= 006B
ADD R7 R7 R3	2280ns-2440ns	R7 <= FFFF
PRESENT R8 \$16	2440ns-2680ns	n\a
NOOP	2680ns-2840ns	n\a
NOOP	2840ns-3000ns	n\a
NOOP	3000ns-3160ns	n\a
SSOP R1	3160ns-3320ns	SOP <= 007B
LSIP R11	3320ns-3480ns	R11 <= F00F
MAX R1 #200	3480ns-3720ns	R1 <= 00C8
CALLBL R2 #123	3720ns-4840ns (blocked)	R0 <= 0003

AND R9 R1 #111	4840ns-5080ns	R9 <= 0048
DCALLNB R2 #100	5080ns-5320ns	DPCR <= 006B0064
ADD R14 R13 #10	5320ns-5560ns	R14 <= 000A
LDR R14 \$0	5560ns-5920ns	R14 <= 3400
NOOP	5920ns-6080ns	n\a
NOOP	6080ns-6240ns	n\a
LDR R14 \$0	6240ns-6520ns	R14 <= 0003
SUB R14 #3	6520ns-6760ns	n\a
OR R15 R14 #22	6760ns-7000ns	R15 <= 0017
OR R15 R15 R3	7000ns-7160ns	R15 <= FFFF
STR R12 #55	7160ns-7400ns	\$0 <= 0037
LDR R2 \$0	7400ns-7680ns	R2 <= 0037
STR R12 R3	7680ns-7840ns	\$0 <= FFFF
LDR R2 \$0	7840ns-8120ns	R2 <= FFFF
SEOT	8120ns-8280ns	EOT <= 1
SSVOP R4	8280ns-8440ns	SVOP <= 0064
CEOT	8440ns-8600ns	EOT <= 0
LER RO	8600ns-8760ns	R0 <= 0001
CER	8760ns-8920ns	ER <= 0000
STRPC \$0	8920ns-9160ns	\$0 <= 003E
LDR R2 \$0	9160ns-9440ns	R2 <= 003E
AND R0 R8 #20	9440ns-9680ns	R0 <= 0000
JMP 20	9680ns-9920ns	\$20
CLFZ	9920ns-10120ns	Z
NOOP	10120ns-10240ns	n\a
NOOP	10240ns-10400ns	n\a
NOOP	10400ns-10560ns	n\a
NOOP	10560ns - 10720ns	n\a

SSOP R1	10720ns - 10880ns	SOP <= 00C8
LSIP R11	10880ns-11040ns	R11 <= F00F
MAX R1 #200	11040ns - 11280ns	R1 <= 00C8
DCALLBL R2 #100	$11280ns-\infty$ (blocked)	DPCR <= 003E007B

Full Code Used for testing ReCOP

```
1
    start NOOP
 2
     LDR R1 #123
     AND R2 R1 #111
 3
     LDR R3 R2
 4
 5
     LDR R4 $2
     SUBV R4 R1 #23
 6
      CLFZ
 8
     SUB R1 #23
 9
10
     STR R2 $100
     LDR R6 $100
11
12
      ADD R7 R7 R3
      PRESENT R8 $16
13
      CLFZ
14
15
      NOOP
      NOOP
16
17
      NOOP
18
      NOOP
19
      SSOP R1
      LSIP R11
20
21
      MAX R1 #200
     DCALLBL R2 #123
22
     AND R9 R1 #111
23
24
      DCALLNB R2 #100
      ADD R14 R13 #10
25
     LDR R14 $0
      NOOP
27
      NOOP
28
      LDR R14 $0
29
      SUB R14 #3
30
      OR R15 R14 #22
      OR R15 R15 R3
32
      STR R12 #55
33
      LDR R2 $0
34
      STR R12 R3
35
36
      LDR R2 $0
      SEOT
37
      SSVOP R4
39
      CEOT
```

```
40
     LER RO
41
     CER
    STRPC $0
42
    LDR R2 $0
43
    AND R0 R8 #20
44
45
    JMP 20
    NOOP
46
47
    DCALLBL R0
48
49 ENDPROG
```