

Department of Electrical and Computer Engineering COMPSYS 701 – Advanced Digital Systems Design Final Report

# **Heterogeneous Multiprocessor System on Network-on-Chip Design**

Prepared by Andrew Lai, John Zhang, Sean Wu

Group 8

# Heterogeneous Multiprocessor System on Network-on-Chip Design

Andrew Lai (klai054), John Zhang (szha215), Sean Wu (swu145), group 8 - AJS Department of Electrical and Computer Engineering, University of Auckland, New Zealand

#### Abstract

Processors architecture size and maximum frequencies are hitting their limits. To further improve performance, multi-core systems are required.

### Keywords

Processor design; Network-on-chip

## I. INTRODUCTION

II. NETWORK-ON-CHIP STRUCTURE

- A. Basic Architecture
- B. Configuration

III. REACTIVE COPROCESSOR (AJS)

- A. Control Unit
- B. Datapath
- C. Data Format
- D. Simulation

IV. APPLICATION SPECIFIC PROCESSOR

- A. Control Unit
- B. Datapath
- C. Operations
- D. Data Format

V. ASP NETWORK INTERFACE

- A. Datapath
- B. Interaction with TDMA-MIN
- C. Timing
- D. Simulation
- E. Sythesis
- F. FPGA Testing
- G. Performance Analysis

VI. JOP NETWORK INTERFACE VII. JAVA PROGRAMMES

A. ASP APIs

VIII. SYSTEMJ INTEGRATION

IX. PERFORMANCE ANALYSIS

X. CONCLUSION

XI. ACKNOWLEDGEMENTS

XII. REFERENCES

APPENDIX