



## WHAT ARE CHIPLLETS?

- Monolithic die divided into modular sub-units
- Multiple dies packaged on a single substrate
- Allows for the possibility of cheaper manufacturing and faster chip design and development



## CHIPLLET ARCHITECTURE

- Using central/I/O to control the data flow and usage of sub units.
- Conventional designs of CPU only have 2 level of caches, but more advanced designs require more caches to optimize performance.
- Architecture to be tested and verified in a simulator.



## RESULTS

- Single Core result
- Anticipated to improve performance
- Multi-core requires third-party peripheral plug-ins
- Cache coherency cause problems
- Workload distribution issue
- Reality reflection:AMD Chiplet also got high latency issues

```
----- Begin Simulation Statistics -----
simSeconds      0.356250
simTicks        356200000000
finalTick       356200000000
checkpoints and never reset) (Tick)
simFreq         1000000000000
hostSeconds     11.52
```


## OUR GOALS

- Understand the design concepts of chiplets
- Using simulation tools to test chiplets
- Compare our own chiplet-based architecture to other known chiplet designs.
- Researching on challenges and future developments.
- Working on a potential conference paper.

## CHIPLLET SIMULATORS

- Gem5 instance:
  - Processor Cores (X86)
  - Conventional L1 / L2 Caches
  - Connected with Gem5 Cache

- L3 Cache
- Using built-in Cache.py model
- No coherency
- Connected by L3Xbar




## FUTURE

- Create a hardware simulator that is able to test chiplet designs
- Create an interface for users to interact with their own designs
- Reconfigurable interposer
- Real-world: AMD using a 3D stack chiplet for Zen3, physical layer emulations
- Packaging would be a huge challenge for manufacturing purposes.


## CURRENT DEVELOPMENT

AMD is one of the most important players in chiplets design industry. Their famous zen structure extensively utilizes chiplet-based design to produce consumer grade products. Below is a typical commercial consumer-oriented chiplet design.



## TESTING

- Compile x86 kernel
- Workload Distribute between cores
- Official "two\_level.py"
- C Based test program
- Static compiled with GCC
- 500 x 500 matrix computation
- Listen for connection on port



## CONCLUSIONS

- Architecture assesment tools still lack integration with this new technology
- Memory control is an important factor in Chiplet analysis tools
- Trade-off between latency and size cannot be neglected