


Chiplets Design

Jordan Crawford-O'Banner, Long Chen, Shizhe Yang


WHAT ARE CHIPLETS?

- Monolithic die divided into modular sub-units
- Multiple dies packaged on a single substrate
- Allows for the possibility of cheaper manufacturing and faster chip design and development



CHIPLET ARCHITECTURE

- Using central/IO to control the data flow and usage of sub units.
- Conventional designs of CPU only have 2 level of caches, but more advanced designs require more caches to optimize performance.
- Architecture to be tested and verified in a simulator.



RESULTS

- Single Core result
- Anticipated to improve performance

- Multi-core requires third-party peripheral plug-ins
- Cache coherency cause problems
- Workload distribution issue
- Reality reflection: AMD Chiplet also got high latency issues

OUR GOALS

- Understand the design concepts of chiplets
- Using simulation tools to test chiplets
- Compare our own chiplet-based architecture to other known chiplet designs.
- Researching on challenges and future developments.
- Working on a potential conference paper.

CHIPLET SIMULATORS Chiplet 1 Chiplet 2 Chiplet n Gem5 instance: Processor Cores Process Core 1 Process Core 2 Process Core n L1 Cache Conventional L1 L2 Cache L2 Cache L2 Cache Cache L2 Caches Connected with Gem5 Instance 1 Gem5 Instance 2 Gem5 Instance r Gem5 Cache **Chiplet Connect Shared L3 Cache** L3 Cache gadia_call() • Using built-in SimLink(Function Mapper) Cache.py model No coherecy m5_gadia_call() Connected by L3Xbar Memory connection to DDR


FUTURE

- Create a hardware simulator that is able to test chiplet designs
- Create an interface for users to interact with their own designs
- Reconfigurable interposer
- Real-world: AMD using a 3D stack chiplet for Zen3, physical layer emulations
- Packaging would be a huge challenge for manufacturing purposes.

CURRENT DEVELOPMENT

AMD is one of the most important players in chiplets deisgn design industry. Their famous zen structure extensively utilizes chiplet-based design to produce consumer grade products.

Below is a typical commercial consumer-oriented chiplet design.



TESTING Complie to • Compile x86 kernel • Workload Distribute between cores Chiplet1_workload(); Load Binary to Gem5 Image Official "two_level.py" Chiplet2_workload(); Chiplet3_workload(); C Based test program Chiplet4_workload(); Distribution Static complied with GCC • 500 x 500 matrix computation M5 M5 Listen for connection on port Instance Instance Bootup Bootup Gem5 Instance system.l3bus = L3XBar() Bootup Bootup system.cpu.icache.connectBus(system.l3bus) system.cpu.dcache.connectBus(system.l3bus) ### Add the L3 Cache, connect it to the l3bus. system.l3cache = L3Cache() system.l3cache.connectCPUSideBus(system.l3bus) Gem5 Output ### Add the system cache, connect it to the l3Cache and memory. system.membus = SystemXBar()

system.l2cache.connectMemSideBus(system.membus)

CONCLUSIONS

- Architecture assesment tools still lack integration with this new technology
- Memory control is an important factor in Chiplet analaysis tools
- Trade-off between latency and size cannot be neglected