CSC586C-Report 1

Steven Bobyn Tyler Makaro Zhixin Fang

Abstract

To understand how to apply GPU programming techniques to Deep Learning, we train a simple Deep Neural Network using CUDA to classify images of digits from the MNIST dataset. In this milestone, we provide a full implementation of the network and training process in Python using NumPy with SIMD optimization, a C++ implementation of forward propagation with no parallel programming, and a CUDA implementation of forward propagation that successfully exposes some simple data-level parallelism. Currently, our CUDA implementation is slower than our reference C++ implementation. However, we have identified weaknesses in our use of GPU memory and opportunities for further data-level parallelism that can be addressed in the following milestones to improve our results.

1 Introduction

Deep Learning (DL) has seen dramatic success over the past decade. Much of this success is often attributed to the availability of GPU hardware and software suited to computing inherently parallel tasks in training Deep Neural Networks (DNNs) with large amounts of data. Our group consists of three Master's students with mathematical backgrounds interested in DL; with this project, we want to better understand how the GPU can be leveraged in DL problems. We have limited the scope of our project to training a three-layer multi-layer perceptron **perceptron** on the classic MNIST dataset **mnist**.

This limited scope in the field of Deep Learning allows us to focus our attention on the aspects of Deep Learning that most pertain to GPU Programming. Moreover, the MLP network is ubiquitous in DNN architectures from Convolutional Networks **alexnet** to Transformers **transformer**, so our findings and intuitions developed in this project will generalize widely. Our choice of problem, classification on the MNIST dataset, is a classic example in the field, and it is small enough to train within minutes on a modern CPU; this makes it well-suited for iterating and testing our work, while still having plenty of opportunity for data-level parallelism having 60,000 training example, each being a 784-dimensional vector of floats.

2 Theory

We will start by defining the structure of our network. We use a structure similar to that described by 3Blue1Brown's excellent video3b1b. The network will consist of 4 layers, an input layer of 784 neurons that takes a flattened image with each grey scale pixel scaled from 0 to 1; two internal layers of k_1 and k_2 neurons; and an output layer of 10 neurons. We can define the forward propagation between layers as:

$$\vec{z}^L = w^{L-1}\vec{a}^{L-1} + \vec{b}^{L-1} \tag{1}$$




Figure 1: multi-layer perceptron

$$\vec{a}^L = \sigma(\vec{z}^L) \tag{2}$$

Where \vec{a}^0 is the input image and where \vec{a}^L is the vector of activations of the neurons in the L^{th} layer, w^L and \vec{b}^L are the corresponding weights and biases of appropriate shape, and σ is the sigmoid (3) function applied element-wise. The predicted output of the network is the index of \vec{a}^3 with the highest output. The weights and biases will be initialized with noise from a normal distribution.

$$\sigma(x) = \frac{1}{1 + e^{-x}} \tag{3}$$

Dropping the from here on, we have as well:

$$a^{0} \in \mathbb{R}^{784}$$

$$w^{0} \in \mathbb{R}^{784 \times k_{1}}$$

$$b^{0}, a^{1} \in \mathbb{R}^{k_{1}}$$

$$w^{1} \in \mathbb{R}^{k_{1} \times k_{2}}$$

$$b^{1}, a^{2} \in \mathbb{R}^{k_{2}}$$

$$w^{2} \in \mathbb{R}^{k_{2} \times 10}$$

$$b^{2}, a^{3} \in \mathbb{R}^{10}$$

2.1 Training

We train the model with mini-batch gradient descent and back-propagation. The MNIST dataset contains 70,000 images each of 28x28 pixels (flattened to 784 pixels) with a corresponding label indicating the target digit. We use the first 60,000 images for training, and the remaining 10,000 images for testing the model. With enough training time this model should be able to reach $\geq 93\%$ accuracy rather easily.

1

Computing the gradient will be done in batches of size n from a random (fixed seed) sample of images, and averaging these together before updating weights and biases. This provides opportunity for parallelism of not only the matrix-vector multiplication on the GPU but also the computation of each per-sample gradient.

We will use a cross entropy cost function **entropy-cost-f** which we can define for a single training instance as:

$$C = -\sum_{i=0}^{9} (y_i \ln a_i^3 + (1 - y_i) \ln(1 - a_i^3))$$
 (4)

where y_i is a component of the one-hot vector encoding a 1 at index i for an image of digit i. We are only ever interested in the gradient of the cost function, so we have:

$$\frac{\partial C}{\partial a_i^3} = \frac{a_i^3 - y_i}{a_i^3 (1 - a_i^3)} \tag{5}$$

from here we can back-propagate. To help us find the gradient of the cost with respect to the weights and biases we first find the derivative of the cost with respect to neurons in the previous layer by:

$$\frac{\partial C}{\partial a_k^{L-1}} = \sum_{j=0}^{k-1} w_{jk}^{L-1} \sigma'(z_j^L) \frac{\partial C}{\partial a_j^L}$$
 (6)

We then compute the gradient with respect to the weights and biases as:

$$\frac{\partial C}{\partial b_i^{L-1}} = \sigma'(z_j^L) \frac{\partial C}{\partial a_i^L} \tag{7}$$

and

$$\frac{\partial C}{\partial w_{jk}^{L-1}} = a_k^{L-1} \sigma'(z_j^L) \frac{\partial C}{\partial a_j^L} \tag{8}$$

This gives us $\nabla_w C$ and $\nabla_b C$.

Abusing notation a bit, we compute these for a few samples and update the weights and biases by:

$$w, b = w, b - \alpha \frac{1}{n} \sum_{samples} \nabla_{w,b} C$$
 (9)

where α is the learning rate, and n is the batch size. We repeat over the entire training set, and then we repeat that again for any number of epochs desired.

3 Implementations

Source code is available on GitHub**CSC586C_Project**. Our environment is Windows 11 using Microsoft Visual Studio 2022 and CUDA toolkit 12.6 unless stated otherwise in a read me file in the repository.

3.1 Python

We have written a complete working implementation in Python using just NumPy and a few other supporting libraries for visualization and loading data. It's worth noting that since NumPy v1.20 that the library has widely expanded the use of SIMD instructions NumPyNotes. This makes it entirely reasonable for our python implementation to perform as good if not better than our C++ implementation without SIMD.

This implementation contains code for both forward and backwards propagation. It also contains code to export randomised, and trained weights and biases to a csv file for import into our CUDA

and C++ implementations for testing. Finally, we use an iPython notebook for interaction with the implementation.

3.2 C++

In order to assist the process of porting the Python implementation to CUDA, we have first ported the implementation over to C++ first. This is a single-threaded, no SIMD, implementation.

3.3 CUDA

We have two working CUDA implementation for forward propagation which we call "Stupid" and "Naive" respectively.

- "Stupid" solution exposes data level parallelism by doing matrix-vector multiplication and element-wise vector/matrix operations as 1 thread per output element. It uses small global kernels of operations, transferring data between host and device for each add/sigmoid/matmul operation creating a stupid amount of host-device transfers. We start from the reference C++ solution first, then essentially reimplemented each individual step in Formula (1) & (2) in CUDA, and calls them from the host in a for-loop. This allows us to verify correctness.
- "Naive" implementation eliminates a large portion of hostdevice transfers. Since one forward layer is a chained call of a Matmul(), Add() and Sigmoid(), we can easily implement it by calling the three operations previously implemented in global kernels in device kernels.

The mindset behind completing a non-parallelized solution first is that we want to ensure the correctness for each step in a chained operation. Once we verified the correctness of each step, combining them to form a big kernel is trivial as long as we pass the data correctly.

3.4 Running the solution

First, pull the release tagged "Report 1" from our git repo**CSC586C_Project**. Then extract the data.zip directly. You should see a bunch of csv files directly in ./data/ folder.

The CUDA can be built using VS2022+CUDA12.6. Make sure to choose "Release" mode to get optimized host performance.

Note: The aforementioned "stupid" solution will not be used as our baseline. It's mainly there to provide step-by-step verification for our device kernels.

4 Experiments

We are using values of $k_1 = k_2 = 300$, and a batch size of n = 10. For the purposes of the following numbers, the single core implementations were run on an AMD Ryzen 5800X3D, and CUDA implementations were run on a single laptop NVidia RTX 4050.

4.1 Forward Propagation

Forward propagation is working, and achieves identical accuracy to the Python implementation when using the trained weights and biases from the Python implementation for both the C++ and CUDA implementations. The numbers were collected with the build set to release and not debug for better performance.

Implementation	10k time (s)	60k time (s)
Python	0.5	2.9
C++	2.2	13.3
"Naive" CUDA	11.5	67.44

Table 1: Runtime for forward pass on training and test data sets




Figure 2: Runtime for forward pass on training and test data sets

4.2 Backwards Propagation

This is not yet finished on the C++ and CUDA implementations. But a single run of 6000 batches of 10 images each takes the python implementation approximately 1min 17s to run.

5 Methods and Future Work

We are continuing to implement CPU backward propagation in C++, and CUDA. Implementing back propagation will be completed in the next milestone.

Our approach of porting first to C++ then to CUDA allows us to start from smaller, easily verifiable kernels first, then start to expose data-level parallelism gradually by combining kernels that can be called on the device. This will allow us to minimize transfers between host and device until we ultimately have only transfers at the beginning and end of the computation.

This could even upgraded with CUDA streams to begin processing the first batch of data in the back propagation before data transfer as completed. This could also be applied to running the forward propagation should we need to run the model before training (or if we wish to compare against the weights and biases exported from the python model).

5.1 Data Level Parallelism

Our use of data level parallelism could use a lot of improvements. We have some parallelism already in assigning different threads to work on different output elements of matrix/vector operations. Here is a list of the ones we are currently thinking of:

- For forward propagation, we can do as many images in parallel with minimal syncing since each forward propagation is independent of another. This is limited largely by the available CUDA cores if done well.
- For backwards propagation, we can parallelise the computation of the gradient for each sample within a mini batch before averaging them together. This is largely limited by the batch size, so experimenting with larger batch sizes and appropriately larger learning rates will be useful.
- We should utilize shared memory. The weights matrix can
 be shared by the entire neural network, as opposed to being passed to the kernels for each layer. This will be most
 effective with parallelism described in the point above, as
 without mini-batch parallelism, much of the computation
 is unique from node to node and layer to layer.

The largest matrix that we are working with is 784x300 which, so we may see benefit from more than just a number of threads equal to the output object size. Passing part of a dot product to different cores and reducing is also worth trying.

Finally if time allows, using tensor cores for some of these matrix/vector operations may be beneficial if not at least interesting.

5.2 Profiling

In the first report, we simply use the chrono library to measure the execution time. We will include NSight profiling results in the future when we do backpropagation, as training will have significantly higher utilization.

6 Conclusion

Minimizing transfers between host and device and mini-batch-level parallelism are expected to significantly improve performance in the next milestone.