1 Allgemein

1.1 Entity

1.2 Architecture

```
architecture <arch_name> of <entity_name> is

-- component declaration

-- signal declaration

-- constant declaration

-- variable declaration

begin

-- architecture body

-- component instantiation and logic

end <arch_name>;
```

1.3 Komponenten

Oder ohne Komponenten-Deklaration

2 Variabeln

```
signal sig_1 : STD_LOGIC := '0';
variable var_1 : STD_LOGIC := '1';
constant const_1 : STD_LOGIC := '1';

sig_1 <= '1';
var_1 := '1';</pre>
```

```
signal sig_2 : STD_LOGIC_VECTOR( N-1 downto 0 );
sig_2 <= (others => '0');
```

```
signal sig_1 : STD_LOGIC_VECTOR( 3 downto 0 );
signal sig_2 : STD_LOGIC_VECTOR( 3 downto 0 );

sig_2( 1 downto 0 ) <= sig_1( 3 downto 2 );</pre>
```

```
signal sig_1 : STD_LOGIC_VECTOR( 3 downto 0 );
signal sig_2 : STD_LOGIC_VECTOR( 1 downto 0 );
signal sig_3 : STD_LOGIC_VECTOR( 1 downto 0 );
signal sig_3 : STD_LOGIC_VECTOR( 1 downto 0 );
```

```
type <name > is array (n downto 0) of <typ > (m downto 0);
```

3 Kombinatorische Logik

```
with a select b <=
"1000" when "00",
"0100" when "01",
"0010" when "10",
"0001" when "11",
"0000" when others;</pre>
```

```
b <= "1000" when a = "00" else
"0100" when a = "01" else
"0010" when a = "10" else
"0001" when a = "11" else
"0000";
```

4 Sequentielle Logik

```
case a is

when "00" => b <= "1000";

when "01" => b <= "0100";

when "10" => b <= "0010";

when "11" => b <= "0001";

when others => b <= "0000";

end case;
```

```
for I in 0 to 3 loop
2 -- Code einfuegen
3 end loop;
```

```
if a = "00" then
b <= "1000";
elsif a = "01" then
b <= "0100";
elsif a = "10" then
b <= "0010";
elsif a = "11" then
b <= "00010";
elsif a = "11" then
b <= "0001";
else
b <= "0000";
end if;</pre>
```

5 Moore-Automat

```
1 library IEEE;
use IEEE.std_logic_1164.all;
4 entity fsm is
    port ( clk, reset, x1 : IN std_logic;
               outp : OUT std_logic);
7 end entity;
9 architecture moore of fsm is
     type state_type is (s1,s2,s3,s4);
11
      signal state: state_type ;
12 begin
13
state_conv: process (clk,reset)
15 begin
     if (reset ='1') then
16
17
          state <=s1;
18
      elsif (rising_edge(clk)) then
          case state is
19
               when s1 =>
21
                   if x1='1' then
22
                       state <= s2;
23
                   else
                       state <= s3;
24
                   end if;
25
               when s2 \Rightarrow state \leq s4;
26
27
               when s3 => state <= s4;</pre>
               when s4 => state <= s1;
28
           end case;
29
30
      end if;
31 end process state_conv;
33 out_fn : process (state)
34 begin
    case state is
35
          when s1 => outp <= '1';
36
          when s2 => outp <= '1';
37
          when s3 => outp <= '0';
          when s4 => outp <= '0';
      end case;
41 end process out_fn;
42 end moore;
```

6 Mealy-Automat

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
4 entity fsm is
   port ( clk, reset, x1 : IN std_logic;
              outp : OUT std_logic);
7 end entity;
9 architecture mealy of fsm is
   type state_type is (s1,s2,s3,s4);
10
      signal state: state_type ;
11
12 begin
13
14 state_conv: process (clk,reset)
15 begin
     if (reset = '1') then
17
          state <=s1;
    elsif (rising_edge(clk)) then
18
         case state is
19
```

```
when s1 =>
20
                    if x1='1' then
21
                         state <= s2;
22
23
                         state <= s3;
24
                    end if;
25
                when s2 => state <= s4;</pre>
26
               when s3 => state <= s4;
27
               when s4 => state <= s1;
28
           end case;
29
      end if;
30
31 end process state_conv;
32
33 out_fn : process (state, x1)
34 begin
      case state is
35
          when s1 => outp <= x1;
36
           when s2 => outp <= x1;</pre>
37
          when s3 => outp <= not x1;</pre>
38
           when s4 => outp <= not x1;
39
      end case;
40
41 end process out_fn;
42 end mealy;
```

