

1 Allgemein

1.1 Entity

```
1 entity <entity_name> is
2
3     -- Konstanten fuer Entity
4     generic(<generic_name> : <type> := <value>;
5             <other_generics> );
6
7     -- Ein- und Ausgaenge
8     port(    <port_name> : <mode> <type>;
9             <other_ports>);
10
11 end <entity_name>;
```

1.2 Architecture

```
1 architecture <arch_name> of <entity_name> is
2 -- component declaration
3 -- signal declaration
4 -- constant declaration
5 -- variable declaration
6 begin
7 -- architecture body
8 -- component instantiation and logic
9 end <arch_name>;
```

1.3 Komponenten

```
1 component <component_name>
2     -- Konstanten fuer Entity
3     generic(<generic_name> : <type> := <value>;
4             <other_generics> );
5
6     -- Ein- und Ausgaenge
7     port(    <port_name> : <mode> <type>;
8             <other_ports>);
9 end component;
```

```
1 <instance_label>: <component_name>
2     generic map (
3         <generic_name> => <value>,
4         <other_generics> )
5     port map (
6         <comp_port_name> => <signal_name>,
7         <other_ports> );
```

Oder ohne Komponenten-Deklaration

```
1 <instance_label>: entity work.<component_name>
2     generic map (
3         <generic_name> => <value>,
4         <other_generics> )
5     port map (
6         <comp_port_name> => <signal_name>,
7         <other_ports> );
```

2 Variabeln

```
1 signal sig_1 : STD_LOGIC := '0';
2 variable var_1 : STD_LOGIC := '1';
3 constant const_1 : STD_LOGIC := '1';
4
5 sig_1 <= '1';
6 var_1 := '1';
```

```
1 signal sig_2 : STD_LOGIC_VECTOR( N-1 downto 0 );
2 sig_2 <= (others => '0');
```

```
1 signal sig_1 : STD_LOGIC_VECTOR( 3 downto 0 );
2 signal sig_2 : STD_LOGIC_VECTOR( 3 downto 0 );
3
4 sig_2( 1 downto 0 ) <= sig_1( 3 downto 2 );
```

```
1 signal sig_1 : STD_LOGIC_VECTOR( 3 downto 0 );
2 signal sig_2 : STD_LOGIC_VECTOR( 1 downto 0 );
3 signal sig_3 : STD_LOGIC_VECTOR( 1 downto 0 );
4
5 sig_1 <= sig_2 & sig_3;
```

```
1 type <name> is array (n downto 0) of <typ> (m downto 0);
```

3 Kombinatorische Logik

```
1 with a select b <=
2 "1000" when "00",
3 "0100" when "01",
4 "0010" when "10",
5 "0001" when "11",
6 "0000" when others;
```

```
1 b <= "1000" when a = "00" else
2 "0100" when a = "01" else
3 "0010" when a = "10" else
4 "0001" when a = "11" else
5 "0000";
```

4 Sequentielle Logik

```
1 <optional_label>: process (<optional sensitivity list>)
2   <declarations>
3 begin
4   --sequential statements
5 end process <optional_label>;
```

```
1 case a is
2   when "00" => b <= "1000";
3   when "01" => b <= "0100";
4   when "10" => b <= "0010";
5   when "11" => b <= "0001";
6   when others => b <= "0000";
7 end case;
```

```
1 for I in 0 to 3 loop
2   -- Code einfuegen
3 end loop;
```

```
1 if a = "00" then
2   b <= "1000";
3 elsif a = "01" then
4   b <= "0100";
5 elsif a = "10" then
6   b <= "0010";
7 elsif a = "11" then
8   b <= "0001";
9 else
10  b <= "0000";
11 end if;
```

5 Moore-Automat

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 entity fsm is
5     port ( clk, reset, x1 : IN std_logic;
6           outp : OUT std_logic);
7 end entity;
8
9 architecture moore of fsm is
10     type state_type is (s1,s2,s3,s4);
11     signal state: state_type ;
12 begin
13
14     state_conv: process (clk,reset)
15     begin
16         if (reset ='1') then
17             state <=s1;
18         elsif (rising_edge(clk)) then
19             case state is
20                 when s1 =>
21                     if x1='1' then
22                         state <= s2;
23                     else
24                         state <= s3;
25                     end if;
26                 when s2 => state <= s4;
27                 when s3 => state <= s4;
28                 when s4 => state <= s1;
29             end case;
30         end if;
31     end process state_conv;
32
33     out_fn : process (state)
34     begin
35         case state is
36             when s1 => outp <= '1';
37             when s2 => outp <= '1';
38             when s3 => outp <= '0';
39             when s4 => outp <= '0';
40         end case;
41     end process out_fn;
42 end moore;
```

6 Mealy-Automat

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 entity fsm is
5     port ( clk, reset, x1 : IN std_logic;
6           outp : OUT std_logic);
7 end entity;
8
9 architecture mealy of fsm is
10     type state_type is (s1,s2,s3,s4);
11     signal state: state_type ;
12 begin
13
14     state_conv: process (clk,reset)
15     begin
16         if (reset ='1') then
17             state <=s1;
18         elsif (rising_edge(clk)) then
19             case state is
```

```

20     when s1 =>
21         if x1='1' then
22             state <= s2;
23         else
24             state <= s3;
25         end if;
26     when s2 => state <= s4;
27     when s3 => state <= s4;
28     when s4 => state <= s1;
29 end case;
30 end if;
31 end process state_conv;
32
33 out_fn : process (state, x1)
34 begin
35     case state is
36     when s1 => outp <= x1;
37     when s2 => outp <= x1;
38     when s3 => outp <= not x1;
39     when s4 => outp <= not x1;
40     end case;
41 end process out_fn;
42 end mealy;

```

