CSE 141L Milestone 3

Amy Koh, A16865992; Thanh-Nha Tran A16493988; Campbell Singhasemanon, A16017354

Academic Integrity

Your work will not be graded unless the signatures of all members of the group are present beneath the honor code.

To uphold academic integrity, students shall:

- Complete and submit academic work that is their own and that is an honest and fair representation of their knowledge and abilities at the time of submission.
- Know and follow the standards of CSE 141L and UCSD.

Please sign (type) your name(s) below the following statement:

I pledge to be fair to my classmates and instructors by completing all of my academic work with integrity. This means that I will respect the standards set by the instructor and institution, be responsible for the consequences of my choices, honestly represent my knowledge and abilities, and be a community member that others can trust to do the right thing even when no one is watching. I will always put learning before grades, and integrity before performance. I pledge to excel with integrity.

Campbell Singhasemanon Thanh-Nha Tran Amy Koh

0. Team

List the names of all members of your team. Note: in this report, whenever an instruction/question is prepended with "TODO", please delete the instruction/question in your submission.

Amy Koh
Campbell Singhasemanon
Thanh-Nha Tran

1. Introduction


Name your architecture. What is your overall philosophy? What specific goals did you strive to achieve? Can you classify your machine in any of the standard ways (e.g., stack machine, accumulator, register-register/load-store, register-memory)? If so, which? If not, devise a name for your class of machine. Word limit: 200 words.

The name of our architecture is Small Instruction Register Processor (SIRP). We wanted to create an architect that would effectively solve the 3 given problems using the smallest amount of types of instruction as possible. We started by informally writing out pseudocode for the 3 problems and using MIPS assembly language as a basis to figure out what operations we would need. We narrowed it down to the operations we really needed and devised our architecture from there. We wanted to prioritize the use of registers over loading and storing from memory. Our team's preference to use registers to store information and help us manipulate information has caused us to create a register-memory machine. Most of our operations are done using the register, however we still utilize load/store operations in order to access and write to date memory. We also use a bit of accumulator logic. A lot of our operations automatically use R0 as its destination register. However, our "or" operation is special. It uses R0 both as a destination register as well as using R0 as one of its source registers, so it uses accumulator logic. This special case occurs because we wanted to include the "or" operation, but ran out of specialized op codes to include it as a Double instruction. As such "or" is treated as a Single instruction. (Double and Single instructions are further defined in section 3. Machine Specification).

2. Architectural Overview

This must be in picture form. What are the major building blocks you expect your processor to be made up of? You must have data memory in your architecture. (Example of MIPS: https://www.researchgate.net/figure/The-MIPS-architecture_fig1_251924531)

Out architecture is very similar to MIPS's architecture except that our microprocessor is single-cycle so it doesn't use data registers. Also our program counter increments by 1 byte instead of 4, so we add 1 to our program counter after each instruction.



3. Machine Specification

Instruction formats

Two example rows have been filled for you. When you submit, do not include the example types. Add rows as necessary. In your submission, please delete this paragraph.

TYPE	FORMAT	CORRESPONDING INSTRUCTIONS
D	3 bit opcode, 3 bit source reg address, 3 bit source reg address	cpy, beq, add, xor, and
S	3 bit opcode, 3 bit reg address, 3 bit function	Load, store, or, ls(left/right), addi, andi
I	3 bit opcode, 4 bit immediate, 2 bit destination reg address	set

Operations

An example row has been filled for you. When you submit, do not include the example type. In the name column, be sure to also add the definition of what the example actually does. For example, "Isl = logical shift left" would be an appropriate value to put in the name column. In the bit breakdown column, add in parenthesis what specific values the bits should be in order. X indicates that it will be specified by the programmer's instruction itself (i.e. specifying registers). In the example column, give an example of an "assembly language" instruction in your machine, then translate it into machine code. Add rows as necessary. In your submission, please delete this paragraph.

NAME	TYPE	BIT BREAKDOWN	EXAMPLE	NOTES
cpy = copy registe r	D	3 bit opcode (000), 3 bit source register (XXX), 3 bit destination register (XXX)	#Assume R0 has 0b0001_0001 cpy R0, R1 \$\iff 000_000_001 # after cpy instruction, R1 now holds 0b0001 0001	Copies the contents of one register into another. This operation is intended to compensate for not being able to choose a destination register.
store	S	3 bit opcode (001), 3 bit source register (XXX), 3 bit function (001)	#Assume R0 holds 0b0001_0011 And R1 has 0b0000_1010 store R1 \$\Display 001_001_001 # after load instruction mem address [10] now holds 0b0001_0011	Stores the contents of \$0 into memory at the index specified by the contents of the source register.
load	S	3 bit opcode (001), 3 bit source register (XXX), 3 bit function (000)	#Assume mem address [10] holds 0b0001_0011 And R1 has 0b0000_1010 load R1 \$\iff 001_001_000 # after load instruction R1 now holds 0b0001_0011	Uses the contents of the register specified in the instruction to index into datamem and load the target byte into \$0.
Or = logical or	S	3 bit opcode (001), 3 bit source register (XXX), 3 bit function (010)	#Assume R2 holds 0b0001_0011 And R0 has 0b0000_1010 or R2 \$\iff 001_010_010 # after or instruction R0 now holds 0b0001_1011	Result is stored in R0
andi = and	s	3 bit opcode (001), 3 bit source register (XXX), 3 bit	#Assume R2 holds 0b0001_0011 And R0 has 0b0000_1010	The result is stored in R0. We can and by two values: binary 1 or binary 3.

immed iate		function (X11)	andi R2, 1 ⇔ 001_010_010	
			# after or instruction R0 now holds 0b0000_0001	
Isl = logical shift left	S	3 bit opcode (010), 3 bit source register (XXX), 3 bit function (X00)	#Assume R2 holds 0b0001_0011 1s1 R2, 4 \(\Display 010_010_010\) #after Isl instruction, R0 now holds	The byte can be shifted by 4 bits or 1 bit, result is stored in R0
			0b0011_0000	
Isr = S logical shift right	S	3 bit opcode (010), 3 bit source register (XXX), 3 bit function (X10)	#Assume R2 holds 0b0001_0011	The byte can be shifted by 4 bits or 1 bit only, result is stored in R0
			lsr R2, 4 ⇔ 010_010_011	
			#after Isr instruction, R0 now holds 0b0000_0001	
addi = add immed iate	S	3 bit opcode (010), 3 bit source register (XXX), 3 bit function (XX1)	#Assume R2 holds 0b0001_0011	The value in the register can be
			addi R2, 15 ⇔ 010_010_110	incremented by 1, 5, 15, or -1 only
			#after addi instruction, R0 now holds 0b0010_0010	
beq	D	3 bit opcode (011), 3 bit register address (XXX), 3 bit register address (XXX)	#Assume R1 holds 0b0000_0011, R2 holds 0b0000_0011, R0 holds 0b0001_0000	The branch address is stored in R0
			beq R1, R2 \$\to\$ 011_001_010	
			#after beq instruction, the program counter is now 0b0001_0000	

add	D	3 bit opcode (100), 3 bit register address (XXX), 3 bit register address (XXX)	#Assume R1 holds 0b0000_0010, R2 holds 0b0000_0001. add R1, R2 \(\Delta\) 0000_00011 After add R0 holds 0b0000_0011	The value of R1 + R2 is stored in R0.
xor	D	3 bit opcode (101), 3 bit register address (XXX), 3 bit register address (XXX)	#Assume R1 holds 0b0000_0011, R2 holds 0b0000_1001 xor R1, R2 \(\Delta\) 101_001_010 #after xor instruction, R0 is now 0b0000_1010	Result is stored in R0
and	D	3 bit opcode (110), 3 bit register address (XXX), 3 bit register address (XXX)	#Assume R1 holds 0b0000_0011, R2 holds 0b0000_1001 and R1, R2 \(\Delta\) 110_001_010 #after xor instruction, R0 is now 0b0000_0001	Result is stored in R0
set = set LSB	I	3 bit opcode, 4 bit immediate(#XXXX), 2 bit destination reg address (XX)	#Assume R2 holds 0b0100_0111, set 1000, R2 \(\Display \text{111_1000_10}\) #after xor instruction, R2 is now 0b0100_1000	Sets the 4 LSB of a register to the specified 4'b immediate value. It is meant to be used alongside our 4-bit left shift to set the value of a whole register.

Internal Operands

How many registers are supported? Is there anything special about any of the registers (e.g. constant, accumulator), or all of them general purpose?

We have 8 registers. Some of our registers interact with our instructions in unique ways. Most of the instructions use \$0 as the destination register implicity. Our branch equal instruction also uses the contents of \$0 as the relative address. Aside from this, there is nothing particularly special about the registers. None of them hold constant values.

Control Flow (branches)

What types of branches are supported? How are the target addresses calculated? What is the maximum branch distance supported? How do you accommodate large jumps?

We only support relative branching. The target address is specified by the programmer and should be stored in register 0. Then the programmer can use the "beq" instruction to decide if they would like to branch to another line. If beq is 1, then it will branch to PC + target (from r0). Otherwise, it will keep going (PC+1). If the programmer always wants to branch, then they still have to use the beq instruction. They can just use arbitrary registers to ensure it will always branch (ex: r1=r1). Branches distances can range from [-128,127]. Long jumps must consist of branch statements chained together at maximum distance apart.

Addressing Modes

What memory addressing modes are supported, e.g. direct, indirect? How are addresses calculated? Give examples.

We use direct addressing. The address must be loaded into a register and the register specified in a load or store instruction. Addresses are interpreted as 8'b unsigned binary numbers. Our memory contains 256 entries.

Ex. set 1000 \$3

load \$3

In the above example, We first set the 4 LSB of \$3 to 1000 so it now contains '00001000'. This is equal to 8 in binary, so datamem[8] is loaded into \$0.

4. Programmer's Model [Lite]

4.1 How should a programmer think about how your machine operates? Provide a description of the general strategy a programmer should use to write programs with your machine. For example, one could say that the programmer should prioritize loading in the necessary values from memory into as many registers as possible, then perform calculations. Another approach could be loading and writing to memory in between every calculation step. Word limit: 200 words.

A programmer using our machine must base their program around the register 0. Many of our operations used r0 as an implicit destination register. For example, our *add* instruction only allows for two registers to be specified: a source and secondary source. The output of source + secondary source will automatically be put into register 0, overwriting register 0 contents. Contents can be moved in and out of r0 with ease with the use of *cpy*. *Cpy* will move the contents into other registers as storage that the programmer uses to perform further calculations. This design choice was created to maximize the amount of registers we could use while still keeping our instruction format relatively easy to use. Our machine prioritizes the use of registers to limit the amount of load and store operations that need to be done. Load and store operations still exist in our machine. However, they too are dependent on the 0 register. *Load* still take a register containing an address to memory as a parameter, read from memory, and load those contents into r0. On the other hand, *store* will store the contents of whatever is in r0 into the memory address in the given register.

4.2 Can we copy the instructions/operation from MIPS or ARM ISA? If no, explain why not? How did you overcome this or how do you deal with this in your current design? Word limit: 100 words.

No, we can not copy the instructions from MIPS. In our machine, we are limited to a 9 bit instruction, whereas MIPS has a 32 bit instruction. This drastically changed how we went about our current design. We reduced the number of registers in our machine from 16 to 8, and got rid of the need to specify a destination register. This reduced the number of bits we needed to dedicate to specifying registers. We also got rid of strict formatting types to allow for more flexibility in our instruction design.

4.3 Will your ALU be used for non-arithmetic instructions (e.g., MIPS or ARM-like memory address pointer calculations, PC relative branch computations, etc.)? If so, how does that complicate your design?

Our ALU will not be used for non-arithmetic instructions. We do not have instructions for memory address pointer calculations and use absolute branching instead of relative. As such our ALU is a simple design.

5. Individual Component Specification

Top Level


Module file name: top_level.sv

Functionality Description

This module connects all the other modules together with wires.

Schematic


Show us your schematic for the top level.



Program Counter

Module file name: PC.sv

Module testbench file name: Optional



Functionality Description

The PC module increments our program counter by 1 if we are moving to the next instruction. If we are jumping, then it will jump to the correct address.

(Optional) Testbench Description

Describe your testbench. How does it work? What test cases does it test?

Schematic

TODO Show us your schematic for the fetch unit.

(Optional) Timing Diagram

Show us a screenshot of the timing diagram that demonstrates all relevant functions of the fetch unit.

Instruction Memory


Module file name: instr_ROM.sv

Functionality Description

This is our instruction module that reads in our instructions from "mach_code.txt". It will store the instructions in an array. We will use this array to access our instructions one at a time.

Schematic

Show us your schematic for the fetch unit.



Control Decoder


Module file name: Control.sv

Functionality Description

This module is our control unit. It used the instruction to figure out what control operations needed to be turned on (using our op codes). We have the following controls that need to be initialized: RegDst, Branch, MemWrite, ALUSrc, RegWrite, MemtoReg, ALUOp, LUTSrc.

Schematic

Show us your schematic for the control decoder.



Register File


Module file name: reg_file.sv

Functionality Description

This is our register module. It can read 3 registers: 2 can be specified and 1 is the zero register. It will output the data within the register. It can also write to a register if RegWrite is turned on.

Schematic

Show us your schematic for the register file.



ALU (Arithmetic Logic Unit)

Module file name: alu.sv

Module testbench file name: Optional

Functionality Description

This is our ALU, which handles all our computation work.

(Optional) Testbench Description

Describe your testbench. How does it work? What test cases does it test?


ALU Operations

What ALU operations will you be demonstrating? What instructions are they relevant to? We have the following operations:

- Add used for add and addi instructions
- logical shift used for logical shift left and right instructions
- bitwise or used for or instructions
- bitwise and used for and and instructions
- bitwise xor used for xor instructions
- beg used for beg instructions
- set used for set instructions
- pass used for load, store, and cpy instructions

Schematic

Show us your schematic for the register file.



(Optional) Timing Diagram

Show us a screenshot of the timing diagram that demonstrates all relevant operations you mentioned in the ALU Operations section.

Data Memory


Module file name: dat_mem.sv

Functionality Description

This module stores data into memory or accesses data from memory to be written into a register.

Schematic

Show us your schematic for the data memory.



Lookup Tables

Module file name: Addi_LUT.sv, LS_LUT.sv, Andi_LUT.sv

Functionality Description

These 3 three look up tables correspond to the addi, logical shift, and andi operations.


Addi has a lookup table to determine if we are adding by 1, 5, 15, or 30.

Logical shift has a lookup table to determine if we are shifting left by 1, shifting left by 4, shifting right by 1, or shifting right by 4.

Andi has a lookup table to determine if we are anding by binary 1 or binary 3.

Schematic

Show us your schematic(s) for the lookup table(s).



Muxes (Multiplexers)

Module file name: MUX2.sv, MUX3.sv, MUX3_reg, MUX4.sv

Functionality Description

We have 4 different types of muxes to help us decide which output we need to input for certain modules.

MUX2 toggles between two options. We use this for PC logic and memory to register logic.


MUX3 toggles between three options. We use it to decide which of the 3 lookup table outputs we need.


MUX3_reg also toggles between three options, but accounts for the inputs being different lengths. Whereas MUX3 is expecting data to be 8 bits. We use this for register logic.


MUX4 toggles between four options. We use this ALU logic.

Schematic

Show us your schematic for your mux(es).







Other Modules (if necessary)


Module file name: sign_extend.sv

Functionality Description

This module sign extends a 4 bit input to become 8 bits. This is used for our set operation.

Schematic

Show us your schematic for your module.



6. Program Implementation

An example Pseudocode and Assembly Code has been filled out for you. When you submit, please delete the example along with this paragraph.

Example Pseudocode

```
# function that performs division
mul_inverse(operand):
    divisor = operand
    dividend = 1
    result = 0
    counter = 0
    while counter != 16:
        if dividend > divisor:
            dividend -= divisor
            result = (result << 1) || 1
        else:
            result = (result << 1)
        dividend <<= 1
        counter += 1
    return result</pre>
```

Example Assembly Code

```
# Do not try to understand this code. It is bogus code, but a good example of what to submit.

# loading divisor
load R0, %0010  # 0010 = location of the divisor in memory
load R1, %0100  # 0100 = location of the dividend in memory

add R0, R1, R2  # R0 + R1 => R2 adding the divisor and the dividend together
```

```
# more assembly code
...

# note that this may be several pages long. The teaching staff will not be verifying correctness of your assembly code for Milestone 1.
```

Program 1 Pseudocode

```
transmitter(byte[] memdata[0:59]){
       for (int i = 0; i < 15: i++) {
                                                          //0 1 2 3 4 5 6 7
              int message1 = memdata[i*2+1];
                                                          //0 0 0 0 0 b11 b10 b9
              int message0 = memdata[i*2];
                                                          //b8 b7 b6 b5 b4 b3 b2 b1
              int parity8 = ^{(message1(5, 7), message0(0, 3))}; //range is inclusive
              int parity4 = ^{(message0(4, 6), message0(0), message1(5, 7)); //b2, 3, 4, 8, 9, 10, 11}
              int parity2 = \(^(message0(4, 5), message0(7), message0(1, 2), message1(5, 6)); //b1, 3, 4, 6, 7, 10, 11
              int parity1 = ^{(message0(6, 7), message0(3, 4), message0(1), message1(7), message1(5)); //b1, 2, 4, 5, 7, 9, 11}
              int parity0 = ^(message1(5, 7), message0, parity1, parity2, parity4, parity8);
              int ret31 = message1(5,7) + message0(0, 3) + parity8; //we really mean concat not add
              int ret30 = message0(4, 6) + parity4 + message0(7) + parity2 + parity1 + parity0;
              memdata[i*2+31] = ret31;
              memdata[i*2+30] = ret30;
```

Program 1 Assembly Code

```
addi $0, #15
addi $0, #15
                              // # iterations -> 30
cpy $0, $8
                              //r8 = 30
set #0001, $0
Isl $0, #4
set #1100, $0
or $1
                              //set branch destination 268 or 1 0000 1100 -> end of loop/program
begin: beg $8, $7
                              //$7 = 0
// loop contents
load $2
                              //$2 = mem[0]
addi $8, #1
                              //increment counter by 1
cpy $0, $8
                              //$3 = mem[1]
load $3
addi $8, #1
cpy $0, $8
                              //increment counter by 1 again for next loop
// parity8 -> $14
Isr $2, #4
                              //$0 = message0(0,3)
xor $3, $0
                              //$0 = 4 bits xor result
                              //$4 = 4 bits xor result
cpy $0, $4
Isr $4, #1
                              //$0 = 2 bits to xor
Isr $0, #1
cpy $0, $1
                              //$1 = 2 bits to xor
andi $4, #3
                              //$0 = 2 bits to xor
xor $0, $1
                              //$0 = 2 bits xor result
cpy $0, $4
                              //$4 = 2 bit xor result
Isr $4, 1
                              //$0 = 1 bit to xor
cpy $0, $2
                              //$2 = 1 bit to xor
andi $4, #1
                              //$0 = 1 bit to xor
```

```
xor $0, $2
                            //$0 = p8 final result
cpy $0, $4
                            //$4 = p8
set #0100, $1
                            //$1 = 00000100
Isl $1, #4
                            //$0 = 01000000
cpy $0, $1
                            //$1 = 01000000
set 0001, $1
                            //$1 = &mem[65] = 0100 0001
cpy $4, $0
                            //$0 = $4
store $1
                            //mem[65] = p8
// parity4 ->$13
Isl $2, #4
                            //remove message0(0, 3)
Isr $0, #4
                            //message0(4,6) by removing message0(7)
Isr $0, #1
                            //$0 = message0(4,6)
cpy $0, $6
                            //$6 = message0(4,6)
Isr $3, #4
                            //lsr $0, #1
Isr $0, #1
Isr $0, #1
Isr $0, #1
                            //shift right by 7
xor $6, $0
                            //$0 = message0(4,6) \land message(0) 3 bit xor result
                            //message1 ^ (message0(4,6) ^ message(0))= 0 0 0 0 0 c1 c2 c3
xor $0, $2
cpy $0, $6
Isr $6, #2
                            // isolates c1
cpy $0, $1
andi $6, #3
                            //isolates c2 c3
xor $0, $1
                            cpy $0, $6
                            //isolate C1
Isr $6, #1
cpy $0, $1
                            //isolate C2
andi $6, #1
xor $1, $0
                     // xored
cpy $0, $5
```

```
set 0100, $1
                             //$1 = 00000100
Isl $1, #4
                             //$0 = 01000000
cpy $0, $1
                             //$1 = 01000000
set 0010, $1
                             //$1 = &mem[66] = 0100 0010
cpy $5, $0
                             //$0 = $5
store $1
                             //mem[66] = p4
// parity2 ->$12
Isl $2, #4
Isr $0, #4
Isr $0, #1
Isr $0, #1
cpy $0, $4
                        //$4 = message0(4,5)
Isl $2, #4
Isl $0, #1
Isl $0, #1
Isr $0, #4
Isr $0, #1
Isr $0, #1
Isr $0, #1
                     //message0(7)
xor $0, $4
cpy $0, $4
                     //$r4 = message0(4,5) ^ message0(7)
Isl $2, #1
Isr $0, #4
Isr $0, #1
                     //$0 = message0(1,2)
Isr $0, #1
xor $0, $4
                     //$4 = message0(4,5) ^ message0(7) ^ message0(1,2)
cpy $0, $4
Isl $3, #4
Isl $0, #1
```

```
Isr $0, #4
Isr $0, #1
Isr $0, #1
                     //$4 = message1(5,6)
xor $0, $4
                     //$r4 = message0(4,5) ^ message0(7) ^ message0(1,2) ^ message1(5,6) = 0 0 0 0 0 c1 c2
cpy $0, $4
Isr $4, #1
                     //isolates c1
cpy $0, $5
                     //\$r5 = c1
andi $4, #1
                     //isolate c2
xor $0, $5
cpy $0, $4
                     //$4 = parity2
set 0100, $1
                             //$1 = 00000100
Isl $1, #4
                             //$0 = 01000000
cpy $0, $1
                             //$1 = 01000000
set #0011, $1
                             //$1 = &mem[66] = 0100 0011
cpy $4, $0
                             //$0 = $4
store $1
                             //mem[67] = p2
// parity1 -> $11
andi $2, 3
                     //$0 = message0(6,7)
                     //$6 = message0(6,7)
cpy $0, $6
Isl $2, #1
IsI $0, #1
IsI $0, #1
Isr $0, #4
Isr $0, #1
                     //$0=message0(3,4)
Isr $0, #1
                     //message0(3,4) ^ message(6,7) = 0 0 0 0 0 0 c1 c2
xor $6, $0
cpy $0, $6
Isr $6, #1
                     //isolate c1
cpy $0, $1
```

```
andi $0, #1
                     //isolate c2
xor $0, $1
cpy $0, $1
Isl $2, #1
Isr $0, #4
                     //message0(1)
Isr $0, #1
Isr $0, #1
Isr $0, #1
xor $1, $0
cpy $0, $1
andi $3, #1
                     //message1(7)
xor $0, $1
cpy $0, $1
Isr $3, #1
                     //message1(5)
Isr $0, #1
xor $0, $1
cpy $0, $4
set #0100, $1
                            //$1 = 00000100
Isl $1, #4
                            //$0 = 01000000
                            //$1 = 01000000
cpy $0, $1
                            //$1 = &mem[68] = 0100 1000
set #0100, $1
cpy $4, $0
                            //$0 = $3
store $1
                            //mem[68] = p1
//parity0 -> $10
set #0100, $1
                            //$1 = 00000100
Isl $1, #4
                            //$0 = 01000000
cpy $0, $1
                            //$1 = 01000000
set #0001, $1
                            //$1 = &mem[65] = 0100 0001
load $1
cpy $1, $4
                            //$4 = parity8
```

```
set #0100, $1
                            //$1 = 00000100
Isl $1, #4
                            //$0 = 01000000
cpy $0, $1
                            //$1 = 01000000
set #0010, $1
                            //$1 = &mem[66] = 0100 0001
load $1
cpy $1, $5
                            //$5 = parity4
xor $4, $5
cpy $0, $4
                            //$4 = p8^p4
set #0100, $1
                            //$1 = 00000100
Isl $1, #4
                            //$0 = 01000000
cpy $0, $1
                            //$1 = 01000000
set #0011, $1
                            //$1 = &mem[67] = 0100 0011
load $1
cpy $1, $5
                            //$5 = p2
xor $4, $5
cpy $0, $4
                            //$4 = p8^p4^p2
set #0100, $1
                            //$1 = 00000100
Isl $1, #4
                            //\$0 = 01000000
cpy $0, $1
                            //$1 = 01000000
set #0100, $1
                            //$1 = &mem[68] = 0100 0100
load $1
cpy $1, $5
                            //$5 = parity1
xor $4, $5
cpy $0, $4
                            //$4 = p8^p4^p2^p1 = p0
```

```
//xor message0 and message1
xor $2, $3
cpy $0, $5
Isr $0, #4
                      //upper 4 bits
Isl $0, #4
cpy $0, $6
Isl $5, #4
                      //lower 4 bits
Isr $0, #4
                      //4 bits left 0000xxxx
xor $0, $6
cpy $0, $5
Isl $5, #4
Isl $0, #1
Isl $0, #1
Isr $0, #4
Isr $0, #1
Isr $0, #1
                       //upper 2 bits
cpy $0, $6
Isr $5, #4
Isr $0 #1
Isr $0, #1
                      //lower 2 bits
xor $0, $6
                      //2 bits lefts 000000xx
cpy $0, $5
Isr $0, #1
                       //upper bit
cpy $0, $5
Isl $6, #4
Isl $0, #1
Isl $0, #1
Isr $0, #4
Isr $0, #1
Isr $0, #1
                       //lower bit
xor $0, $6
                      //1 bit left
```

```
xor $0, $4 //p0
```

```
//ret31 = msw
Isl $3, #1
cpy $0, $5
                     //$5 = b11 b10 b9 b8 b7 b6 b5
set #0100, $1
                            //$1 = 00000100
Isl $1, #4
                            //$0 = 01000000
cpy $0, $1
                            //$1 = 01000000
                            //$1 = &mem[65] = 0100 0001
set #0001, $1
load $1
or $1
cpy $0, $5
                            //$5 = ret31
//ret30 = Isw
Isr $2, #1
              //get rid of b1
Isl $0, #4
Isl $0, #1
cpy $0, $5
              //$6 = message0(2,4)
set 0100, $1
                            //$1 = 00000100
Isl $1, #4
                            //$0 = 01000000
cpy $0, $1
                            //$1 = 01000000
set #0010, $1
                            //$1 = &mem[66] = 0100 0010
load $1
                            //$1 = p4
              //get P4 in position 5
Isl $1, #4
cpy $5, $0
or $1
cpy $0, $5
              //$5 = message0(2,4) + P4
Isr $2, #4
```

```
Isr $0, #1
Isr $0, #1
Isl $0, #4
             //get b1 in position 4
cpy $0, $1
cpy$6, $0
or $6
cpy $0, $6
             //$6 = message0(2,4) + P4 + b1
set #0100, $1
                           //$1 = 00000100
Isl $1, #4
                           //$0 = 01000000
cpy $0, $1
                           //$1 = 01000000
set 0011, $1
                           //$1 = &mem[67] = 0100 0011
load $1
                            //$1 = p2
IsI $0, #1
             //get P2 in position
Isl $0, #1
cpy $0, $1
cpy $6, $0
or $1
             //$6 = message0(2,4) + P4 + b1 + P2
cpy $0, $6
cpy $4, $0
or $6
cpy 0, 6 = message0(2,4) + P4 + b1 + P2 + P1 + P0
Cpy $8, $1
addi $1, #30
Cpy $5, $0
Store, $1
Addi $1, #1
Cpy $4, $0
```

```
Store, $1
```

addi \$8, #-1

copy \$0, \$8 //decrement counter

Set 0000, \$0

Lsl \$0, #4

Set 0101, \$0 //set \$0 to address 5

Beq \$1, \$1

end:

Program 2 Pseudocode

```
receiver(byte[] memdata[0:59]) {
       for (int i = 0; i < 15: i++) {
                                                          // 0 1 2 3 4 5 6 7
              int message1 = memdata[i*2+31];
                                                          //b11 b10 b9 b8 b7 b6 b5 p8
              int message0 = memdata[i*2 + 30];
                                                          //b4 b3 b2 p4 b1 p2 p1 p0
              int parity8 = message1(7);
              int s parity8 = ^(message1(0, 6)); //range is inclusive
              int parity4 = message0(3); //b2, 3, 4, 8, 9, 10, 11
              int s_parity4 = ^(message0(0, 2), message1(0, 3));
              int parity2 = message0(5); //b1, 3, 4, 6, 7, 10, 11
              int s_parity2 = ^(message0(4), message0(0, 1), message1(4, 5), message1(0, 1));
              int parity1 = message0(6);
              int s parity1 = ^{(message0(4), message0(2), message0(0), message1(6), message1(4), message1(2), message1(0))};
              int parity0 = message0(0);
              int s parity0 = \text{(message0(1, 7), message1(0,7);}
              int error pointer;
              error_pointer[0] = parity8 ^ s_parity8;
              error_pointer[1] = parity4 ^ s_parity4;
              error pointer[2] = parity2 ^ s parity2;
              error pointer[3] = parity1 ^ s parity1;
              2'b flag = 0;
              if (parity0)
                     flag = 01
              else if(error_pointer == 4'b0)
                      flag = 00
              else
                     flag = 1X
```

Program 2 Assembly Code

```
set #0100, $0
Isl $0, #4
set #0000, $0
                    // $0 = 65
cpy $0, $6
                    // $6 = 65
                // $0 = 30 = max index + 1
addi $3, #30
store $6
                     // datamem[65] = max index
// Loop:
set #0100, $0
Isl $0, #4
set 0001, $0
                     // $0 = 65
cpy $0, $6
                     // $6 = 65
load $6
                     // load max index into $0
beq $0, $6, end
set #0100, $0
Isl $0, #4
```

```
set #0001, $0
                      // $0 = 65
cpy $0, $6
                      // $6 = 65
addi $3, #30
                      // $0 = 30 = max index + 1
store $6
                      // datamem[65] = max index
addi $7, #30
load $7
                      // $0 = message0
cpy $0, $5
                      // $5 = message0
addi $7, #1
cpy $0, $7
                      // increment current index
addi $7, #30
load $0
                      // $0 = message1
cpy $0, $6
                      // $6 = message1
Isl $6, #4
Isr $0, #4
Isr $0, #1
              // $0 = message1(4,6)
cpy $0, $1
              // $1 = message1(4,6)
Isr $6, #4
              // $0 = message1(0,3)
xor $0 $1
              // $0 = 4 bit xor res
cpy $0, $1
              // $1 = 4 bit xor res
Isr $0, #1
Isr $0, #1
              // $0 = 2 bit to xor
cpy $0, $2
              // $2 = 2 bit to xor
andi $1, #3
              // $0 = 2 bit to xor
xor $0, $2
              // $0 = 2 bit xor result
cpy $0, $1
              // $1 = 2 bit xor result
Isr $0, #1
              // $0 = 1 bit to xor
cpy $0, $1
              // $2 = 1 bit to xor
andi $1, #1
              // $0 = 1 bit to xor
```

```
xor $0, $2
               // \$0 = s_p8
Isl $0, #1
               // $0 = 000000 s_p8 0
cpy $0, $4
               // $4 = 000000 s p8 0
Isr $5, #4
Isr $0, #1
               // $0 = m0(0,2)
cpy $0, $1
              // $1 = m0(0,2)
Isr $6, #4
               // $0 = m1(0,3)
xor $0, $1
               // $0 = 4 bit xor result
cpy $0, $1
               // $1 = 4 bit xor res
Isr $0, #1
               // $0 = 2 bit to xor
Isr $0, #1
cpy $0, $2
               // $2 = 2 bit to xor
andi $1, #3
              // $0 = 2 bit to xor
xor $0, $2
              // $0 = 2 bit xor result
              // $1 = 2 bit xor result
cpy $0, $1
Isr $0, #1
               // $0 = 1 bit to xor
cpy $0, $1
              // $2 = 1 bit to xor
andi $1, #1
             // $0 = 1 bit to xor
xor $0, $2
              // \$0 = s p8
add $0, $4
              // $0 = 000000 s_p8 s_p4
Isl $0, #1
               // $0 = 00000 s p8 s p4 0
cpy $0, $4
               // $4 = 00000 s_p8 s_p4 0
Isl $5, #4
Isl $0, #1
               // $0 = message0(0,1)
IsI $0, #1
               // $1 = message0(0,1)
cpy $0, $1
Isl $5, #1
Isl $0, #1
```

```
Isl $0, #1
              // $0 = message0(4)
andi $0, #1
xor $0, $1
              // $0 = 2 bit xor result from message0
cpy $0, $1
              // $1 = 2 bit xor result from message0
Isr $6, #4
Isr $0, #1
Isr $0, #1
              // $0 = message1(0,1)
xor $0, $1
              // $0 = 2 bit xor result missing m1(4,5)
cpy $0, $1
              // 1 = 2 bit xor result missing m1(4,5)
Isl $6, #4
Isr $0, #4
Isr $0, #1
Isr $0, #1
              // $0 = message1(4,5)
xor $0, $1
              // 2 bit xor result
cpy $0, $1
              // $1 = 2 bit xor result
Isr $0, #1
              // 1 bit to xor
cpy $0, $2
              // $2 = 1 bit to xor
andi $1, #1
              // $0 = 1 bit to xor
xor $0, $2
              // $0 = s p2
add $0, $4
              // $0 = 00000 s_p8 s_p4 s_p2
Isl $0, $1
              // $0 = 0000 s_p8 s_p4 s_p2 0
cpy $0, $4
              // $4 = 0000 s_p8 s_p4 s_p2 0
andi $5, #1
              // $0 = message0(0)
cpy $0, $1
              // $1 = message0(0)
Isr $5, #1
Isr $0, #1
              // $0 = message0(2)
andi $0, #1
              // $0 = ^(m0(0), m0(2))
xor $0, $1
cpy $0, $1
              // $1 = ^(m0(0), m0(2))
Isr $5, #4
```

```
// $0 = message0(4)
andi $0, #1
              // $0 = ^(m0(0), m0(2), m0(4))
xor $0, $1
cpy $0, $1
              // $1 = ^(m0(0), m0(2), m0(4))
andi $6, #1
              // $0 = message1(0)
              // $0 = ^(m0(0), m0(2), m0(4), m1(0))
xor $0, $1
cpy $0, $1
              // $1 = ^(m0(0), m0(2), m0(4), m1(0))
Isr $6, #1
Isr $0, #1
andi $0, #1
              // $0 = m1(2)
xor $0, $1
              // $0 = ^(m0(0), m0(2), m0(4), m1(0), m1(2))
cpy $0, $1
              // $1 = ^(m0(0), m0(2), m0(4), m1(0), m1(2))
Isr $6, #4
andi $0, #1
              // $0 = m1(4)
xor $0, $1
              // $0 = ^(m0(0), m0(2), m0(4), m1(0), m1(2), m1(4))
cpy $0, $1
              // $1 = ^(m0(0), m0(2), m0(4), m1(0), m1(2), m1(4))
Isr $6, #4
Isr $0, #1
Isr $0, #1
andi $0, #1
              // $0 = m1(6)
xor $0, $1
              // \$0 = s p1
              // $0 = 0000 s p8 s p4 s p2 s p1
add $0, $4
cpy $0, $4
              // $4 = 0000 s_p8 s_p4 s_p2 s_p1
andi $6, #1
              // \$0 = p8
IsI $0, #1
cpy $0, $3
              // $3 = 000000 p8 0
store $3
cpy $4, $0
store $2
// End:
```

OLD

//parity8 -> \$14

```
//s_parity8 -> $14
srl $2, #4
                              //$0 = message0(0,3)
cpy $0, $4.
                              //$4 = message0(0,3)
xor $5, $4
                              //$5 = 4 bits xor result
srl $6, $5, 2
                              //$6 = 2 bits to xor
andi $5, $5, 3
                              //$5 = 2 bits to xor
xor $5, $5, $6
                              //$5 = 2 bits xor result
srl $6, $5, 1
                              //$6 = 1 bit to xor
andi $5, $5, 1
                              //$5 = 1 bit to xor
```

```
xor $14, $5, $6
                           //$14 = p8 final result
//s_parity4 ->$13
SII $6, $2, 4
Srl $6, $6, 5
                            //message0(0, 2)
SIr $7, $3, 7
                            //message0(0, 3)
                            //message0(0,2) ^ message(0, 3) = 0 0 0 0 c1 c2 c3 c4
Xor $6, $6, $7
SIr $7, $6, 2
                            // isolates c1 c2
Andi $6, $6, 3
                           //isolates c3 c4
Xor $6, $6, $7
                           //isolate C1
SIr $7, $6, 1
                           //isolate C2
Andi $6, $6, 1
                           // xored
Xor $13, $6, $7
//s_parity2 ->$12
sll $4, $2, 4
srl $4, $4, 6
                      //message0(4)
sll $5, $2, 6
                    //message0(0,1)
srl $5, $5, 7
                    //message0(4) ^ message0(0,1)
xor $4, $4, $5
sll $5, $2, 1
srl $5, $5, 6
                     //message0(4,5)
xor $4,$4, $5
                     //message0(4) ^ message0(0,1) ^ message0(4,5)
srl $5, $3, 1
                    //message1(0,1)
xor $4, $4, $5
                    //message0(4) ^ message0(0,1) ^ message0(4,5) ^ message1(0,1) = 0 0 0 0 0 0 c1 c2
Srl $5, $4, 1
                    //isolates c1
                    //isolate c2
Andi $4, $4, 1
Xor $12, $4, $5
```

```
//s_parity1 -> $11
Andi $6, $2, 3
                      //message0(4)
SII $7, $2, 3
Srl $7, $7, 6
                      //message0(2)
                      //message0(4) ^ message(2) = 0 0 0 0 0 0 c1 c2
Xor $6, $6, $7
Srl $7, $6, 1
                      //isolate c1
Andi $6, $6, 1
                      //isolate c2
Xor $6, $6, $7
SII $7, $2, 1
                      //message1(6)
Srl $7, $7, 7
Xor $6, $6, $7
Andi $7, $3, 1
                      //message1(4)
Xor $6, $6, $7
Srl $7, $3, 2
                      //message1(2)
Xor $11, $6, $7
//s_parity0 -> $10
xor $10, $11, $12
                      //p0 = p1^p2
xor $10, $10, $13
                      //xor p4
xor $10, $10, $14
                      //xor p8
xor $4, $2, $3
                      //xor message0 and message1
srl $5, $4, 4
                      //upper 4 bits
sll $5, $5, 4
sll $6, $4, 4
                      //lower 4 bits
                      //4 bits left 0000xxxx
xor $4, $5, $6
sll $5, $4, 6
                      //lower 2 bits
srl $5, $5, 6
srl $6, $4, 2
                      //upper 2 bits
xor $4, $5, $6
                      //2 bits lefts
```

```
sll $5, $4, 7
srl $5, $5, 7
                     //lower bit
srl $6, $4, 1
                     //upper bit
xor $4, $5, $6
                     //1 bit left
xor $10, $10, $4
//error pointer -> $9 //^(parity8^s_parity4^s_parity4,parity2^s_parity2, parity1, s_parity1)
//get parity8
andi $4, $3, 1 //$4 = 0000000 p8
SII $4, $4, 3 // $4 = 0000 p8 000
//get parity4
andi $5, $2, 16
                     //$5 = 000 p4 0000
                     //$5 = 00000 p4 00
srl $5, $5, 2
or $4, $4, $5
                     //$4 = 0000 p8 p4 00
//get parity2
andi $5, $2, 4
                     //$5 = 00000 p2 00
srl $5, $5, 1
                     //$5 = 000000 p2 0
or $4, $4, $5
                     //$4 = 0000 p8 p4 p2 0
//get parity1
andi $5, $2, 2
                     //$5 = 000000 p1 0
                     //$5 = 0000000 p1
srl $5, $5, 1
or $4, $4, $5
                     //$4 = 0000 p8 p4 p2 p1
xor $11, $13, $6
                     //$11 = s parity1 ^ parity1
```

```
//"parity8"^"parity4"
xor $9, $14,$13
xor $9, $9, $12
                      //^"parity2"
                      //^"parity1"
xor $9, $9, $11
//flag setting
Beq $10, $0, elseif
                              //if parity0 ==0, branch to else if
Addi $r1, $0, 1
                              //set flag to 01
Elseif:
Bne error, $0, else
                              //if error != 0, branch to else
Addi $r1, $0, $0
                              /set flag to 00
Else
                              //set flag to 11
Addi $r1, $0, 3
//ret1 = r4 = msw
SII $4, $3, 4
Srl $r6, $2, 4
Add $4, $4, $6
SII $4, $4, 3
                              //flag[1] + flag[0] + 0 + 0 + 0 + message1(0,2);
Add $4, $4, $14
//ret0 = r5 = lsw
srl $5, $2, 1
sll $5, $5, 5
               //message0(3,7)
sll $6, $13, 4
or $5, $5, $6 //message0(0,2)
srl $6, $2, 7
sll $6, $6, 4
```

Program 3 Pseudocode

```
pattern_search(byte[] memdata[0:59]){
       byte pattern_byte = memdata[32]
       5'b pattern = pattern_byte[7:3]
      int count_a = 0;
       int count_b = 0;
       int count_c = 0;
       for (int i = 0, i < 31, i + +){
              Byte b1 = memdata[i];
              Byte b2 = memdata[i+1];
              bool matched = false;
              for(int j=0; j<8; j++){
                                                   //scan through each bit in the byte
                     Int Tmp1, Tmp2;
                     if(j < 4){
                             Tmp1 = b1(j, j+5);
                             Tmp2 = tmp1 ^ pattern_byte;
                             if(!tmp2) {
                                    matched = true;
                                    count_a++;
                                    count_c++;
                      Else{
                             Tmp1 = b1(j, 8) + b2(0, j-5);
                             Tmp2 = tmp1 ^ pattern_byte;
                             if(!tmp2) {
                                    matched = true;
                                    count_c++;
```

Program 3 Assembly Code

```
//mem[65] = i (outer loop counter)
//mem[66] = j (inner loop counter)
//mem[67] = count_a
                            → store counts in memory
//mem[68] = count_b
//mem[69] = count_c
//$4 = b1
//$5 = b2
//$3 = match
// Begin: set 0100, $1
                            //mem[65] = i (outer loop counter)
Isl $1, #4
set 0001, $0
load $0
                     //$1 = i
cpy $0, $1
// set $0 to 31
set #0001, $2
Isl $2, #4
set #1111, $2
              //set $0 to end address
beq $1, $2
```

```
set #0100, $1
                     //mem[65] = i (outer loop counter)
Isl $1, #4
set 0001, $0
cpy $0, $2
                     //$2 = 64 save to address to store later
load $0
cpy $0, $1
                     //$1 = $0 = i
// getting mem[i]
load $1
                     //contents of mem[i] into $0
cpy $0, $4
                     //$4 = mem[i]
// getting mem[i+1]
addi $1, #1
                     //j++
load $1
cpy $0, $5
                      //$5 = mem[i+1]
cpy $1, $0
store $2
                     //store incremented i back in mem[65]
set 0000, $3
                     //make sure matched = false
set 0000, $6
// use $6 as midpoint passed, ie byte boundaries breached
// Inner: set #0100, $1
                             //mem[66] = j, check j<8
Isl $1, #4
set #0010, $0
cpy $0, $2
                             //$2 = &j
load $0
addi $0, #1
store $2
                     //increment j and store
                     //$1 = j (after incrementing)
cpy $0, $1
set #0000, $2
                     //set $2 to 8
Isl $2, #4
```

```
set #1000, $2
beq $1, $2
                      //set $0 to InnerEnd address
Isl $4, #1
                      //shift b1 left by 1
set #0100, $2
                      //$2=4
// set $0 to Concat address
beq $1, $2
                      //if j=4
/ set $0 to NoConcat address
beq $1, $1
// Concat:
                      //b1 = $4, b2 = $5
Isr $5, #4
                      //shift b2 right 4
or $4, $5
                      //b1 = b1 | b2
cpy $0, $4
set #0001, $6
// NoConcat:
Isl $4, #1
Isl $0, #1
Isl $0, #1
                      //$0 = $4  shifted left by 3
xor $0, patternbits?
cpy $0, $7
                      //$7 = xor result
set #0000, $8
beq $7, $8
                      //set $0 to Match, if xor result == 0 match found
beq $7, $7
                      //set $0 to InnerEnd. no match found, branch to end of inner loop
// if j<4 increment count a, regardless increment count c and set matched = true
// Match:
// load count c, increment, store
set #0100, $1
                      //mem[69] = count c
Isl $1, #4
```

```
set #0101, $0
cpy $0, $1
                     //$1 = \&mem[69]
load $0
                     //$0 = count c
addi $0, #1
                     //count_c++
store $1
                     //store count c back in memory
set #0001, $3
                     //match = 1 = true
set #0000, $7
Isl $7, #4
set #0001, $0
beq $0, $6
                     //check if midpoint was passed, if no branch to FirstHalf
beq $1, $1
                     //set $0 to
// FirstHalf:
set #0100, $1
                     //mem[67] = count_a
Isl $1, #4
set #0011, $0
                     //$1 = \&mem[67]
cpy $0, $1
load $0
                     //$0 = count a
addi $0, #1
                     //count_a++
store $1
// beq
// InnerEnd: Label
Set #0000, $7
Lsl $7, #4
Set #0001, $0
                     //check if match == 1, if yes branch to IncB
beq $0, $3
                     //branch to LoopEnd
Beq $1, $1
set #0100, $1
                     //mem[68] = count b
                                            IncB Label:
Lsl $1, #4
```

7. Program Machine Code

Assembler code to convert assembly code into machine code is turned in as a separate file.

Program 1

.

.

Program 2

0.00....

.


Program 3

8. Changelog

- Milestone 3
 - New section 7 for machine code of each program
 - o Programmer's Model
 - We changed our branch implementation back to relative, as we realized relative worked better for what we wanted to do.
 - Architectural Overview
 - Updated diagram to fix branch logic and added computer generated version
- Milestone 2
 - Introduction
 - Added a little bit of how we are using accumulator logic.
 - Architectural Overview
 - Updated diagram to include wires and detailed control logic.
 - Machine Specification
 - Changed function bits for logical shift and addi to be more consistent with operations that also use the last 3 or 2 bits as function bits
 - o Programmer's Model
 - We changed our branching implementation to support absolute branching instead of relative.
- Milestone 1
 - o Initial draft


				i		i			
function	b1	b2	b3	b4	b5	b6	b7	b8	b9
сру	0	0	0	rd1	rd2	rd3	rs1	rs2	rs3
Load (absolute address of memory -> r0)	0	0	1	r1	r2	r3	?	0	0
Store (rs is always r0)	0	0	1	r1	r2	r3	?	0	1
or (rs r0 = r0	0	0	1	rs1	rs2	rs3	?	1	0
andi	0	0	1	rs1	rs2	rs3	0 = 1 1 = 3	1	1
ls (logical shift)	0	1	0	rs1	rs2	rs3	0 = shift 1 1 = shift 4	0 0 = shift left 1 = shift right	0
addi	0	1	0	rs1	rs2	rs3	00 = add 1 01 = add 5 10 = add 15 11 = add 30		1
beq (r0 always	0	1	1	rs1	rs2	rs3	rt1	rt2	rt3

holds branch address)									
add (rs + rt = r0) rd is r0	1	0	0	rs	rs	rs	rt	rt	rt
xor (rs + rs = r0)	1	0	1	rs	rs	rs	rt	rt	rt
and (rs + rt = r0)	1	1	0	rs	rs	rs	rt	rt	rt
set(4 LSB)	1	1	1	i1	i2	i3	i4	r1	r2



∳ dk	St0																																							
reset .	St0									_	_						7	_						_				1						_						
			_																																					
🐓 dat1	XXXXXXXXXX		00000000			(0000	ии)(ши	000) 1111111	00	1111100	00 [1111	шт(ш	ibooo (11	111100		11110000) 1111111	шши	000 [111	11100		11110000 (annini	1) 1111b	11 (000	111100		111100	00 [111	TITTO	1110000 [111111100),1111	1000 (1111	ии) ии	10000 111	111100	111	1110000 (111
🐤 dat2	XXXXXXXXXX		00000000				(1111)	000 1111111	00	000000	00	(111	(0000 (11	11)1100		00000000		111110	000 (111	11100		00000000		(1111)	000 (11	111100		1000000	00	31	1100001	111111100		(0000)	0000	<u> </u>	10000 11	111100	[00	0000000
↓ LUTSrc	00	00				01	(00				[01	(00)					01	100					01	00					101	100)				(01	00				(01
🐤 RegDst	00	00	7.01).10	(01)(00	101		I 10	(01	(00		1		10	101	100	(01		=	10)01	(00)(0	1		110	(O		00	(01		(10)01	100	101		(10
ALUSrc	00	00)01) 10	(01	(00	[01		10	(01	(00		01		10	101	(00	(01			10	01	(00		1		10	[01		00	(01		(10	01	100	[01		(10
🍫 IAddr			0 1 2	[3 [4	(5	6	(7)(8	4	5	6	7	(8	X	4 (5	6	7	(8	(4		5	6	7	(8	-		5	6	7		8	(4) 5	(6	7	8	4	5	(6
Reg1	XXX		- 000		(111	(000	(110	(000		111	[000]	(110	(00	0	\Rightarrow	111	000	110	(000			111 (000	110	(00)	0		1111	[000]	1	10	000) 111	(000) 110	100)	11	11 (00
🐤 regSetSx	Oxx	0xx	000																																					
Reg2	XXX		(000		(100		(000			100		(000			==	100		1000				100		(000				1100		(00	0) 100)000			[10	
🎾 dat0	XXXXXXXXX		00000000			(0000)	ши)шир	000 (1111111	00	111100	00 [1111]	шш	(DOOD) 11	111100		11110000	шш	шшф	000 (111	11100	(11110000)	шшш	п)шир	1000 (11	111100		11110	00 [111	11110	1110000 [11111100),1111(000 (1111	шііш	10000 11	111100	111	1110000 (1
> RegWrite	St1							\neg \bot																									_							
MemtoReg	St0	_																												_										
MemWrite	St0												_					_												_							_			
setRegRead	St0																																							
ALUOp	111	111	110			001	(110) 101	110		[001	(110	(10	1 (110		001	110	(101	11	0		001	110	(10	1)1	10		[001	11	10	101	(110		(001	110	10	1 11		(0
WrtReg	XXX		(000																																					
SetRegDst	xx		(00							_	\longrightarrow							\rightarrow						=										_						
ZeroDst	000	000								_			_	_			_			-	-			=		_		_		_			_						_	
mach_code	3000000000		111000000		(1111 (10			0 (011000	1 111000.		101000	0 (1111	10 101	1000)	111000)	шш	7010000	111111	0 1011	000 [11			010000		0 101	1000)1			10100	00[1]		011000	, <u>111100</u> 0).11111	11 (0100	00) 111	110 101	1000 1 1 1	000111	11111 10
LUI	0000xxxxx		(00000000				(00	100 (000000		110		100	V		==∹	10		100		00000				000				110		100		00000000	=) 10		100			110	001111 [0
SXRSIT	00000011	0000xxxxx	100000001		10000	1111 (0000)	001 (00001	100 / 000000	00	,0000011	11 . 00000	001 (0000	1100,00	000000		000011111	,000000	01 1 000001	100 , 000	00000		3000 HH1,	.0000000	1 (00001	100 (00	000000		1000011	11 (2000	0001,00	0001001	00000000		1,00000	1111,0000	0001 /,000	01100 / 00	2000000	100	00111110
andi	1000011				V		V			1000001		7			_					_	-		_	7			_			_				7		-				
, is	00011110	10000100 00011110	700000001 700000001		(0000		(00000)			1000001		(0000		_		00000100		00000	001			00000100	_	000000		_		000001		100	000001			(00000			00001			0000100
LUTralt	00000011	00011110	100000001		10000		(00000) 100 Y 00000			1000011		0000)				00001111		00000	001		- 45	,0001111		1000000	001			/000011		100	000001)(0000)	1111 Vanna	/000	00001		100	100
ALUMB	XXXXXXXX	00000011	00000000		V0000			100) 1111111	no Toppopoo	o (0000) 1				111100 %	nonnon Y	00001111				11100 100	000000 1	20001111	00000010	0 100000	100 Y 11	111100 Vo	0000000	Tooggatt	11 (000)	0100 100	10001100	111111100	Vonnono	on Venan	, 0000	0100 1000	01100 111	111100 100	onnon Loo	001111 (00
ALURSI	XXXXXXXXX		00000000					100 / 000000				000 (000	2 100 700	000000	11110000	00001111	VILLEGO	00 100001	100 (100	00000	110000		0000000	e (000)	100 / 00	2000000	1110000	1000011		0000 (11	0001001	00000000	V 111100	00 / 1111	,0000	0000 1111	11100 100	2000000 111	10000 100	
DataMemRslt	XXXXXXXXX		11110000		(0000		*******	(111100)		9,111,111		999 (1111	(33	110000			7,111,000	00 1 11111	100 1000	20000	11000			0 / 11114	(11	110000)	1110000			0000 [1]	111100	*****		00 / 11110		2000 / 111	11100 100	110000	10000 111	
WriteDat	XXXXXXXXX		(00000000		Y0000	1111 11111	0000 Y 11111	100 0000000		0 111111	11 [11110	000 Y 1111			11110000 Y	11111111	Y 111100	00 11111	100 1000	00000 111	110000 f	Y	1111000	0.11111			1110000	1111111	11 [111	0000 144	111100 [00000000	V 111100	00 Y 1111	444 Y 4444	0000 1444		000000 111	110000 [11	111111111111111111111111111111111111111
Reg1m2rslt	222		(000		,0000		Yooo		00			1000		VIX.02.U).			/see 1.00	1000	0000					1000	100 X UU	2000000,1	110000			100	0		a, et il 100	2007,01111		1000	100 100	A4400 L LI	10000111	
reguna sit	SHO.		.000				, 000					,000						,000					==	,000	_					-,00										
absj	SHO																																							
											_						_																							

```
SE 141L / 😑 reg_tile.sv
    module reg_file #(parameter pw=2)(
       input reset,
       input[7:0] dat_in,
                  clk,
                  wr_en,
       input[pw:0] wr addr,
                                   // write address pointer
10
                   rd_addrA,
11
                   rd_addrB,
12
       output logic[7:0] datA_out, // read data
13
                          datB out,
14
                         dat0_out);
15
16
       logic[7:0] core[2**pw];  // 2-dim array 8 wide 16 deep
17
18
19
       assign datA_out = core[rd_addrA];
20
       assign datB_out = core[rd_addrB];
21
       assign dat0_out = core[0];
22
23
     // writes are sequential (clocked)
24
       always_ff @(posedge clk)
25
       if(reset & !wr_en) begin
26
         core[0] <= 8'b00000000;
27
         core[1] <= 8'b000000000;</pre>
28
         core[2] <= 8'b00000000;
29
         core[3] <= 8'b000000000;
30
         core[4] <= 8'b000000000;
31
         core[5] <= 8'b000000000;
32
         core[6] <= 8'b000000000;
33
         core[7] <= 8'b00000000;
34
       end
35
         if(wr en)
                                     // anything but stores or no ops
36
           core[wr_addr] <= dat_in;</pre>
37
38
     endmodule
39
40
41
42
43
44
```



```
// program counter
// supports both relative and absolute jumps
// use either or both, as desired
module PC #(parameter D=12)(
  input reset,  // synchronous reset
        clk,
   reljump_en,
        absjump_en,
  input [7:0] target, // how far/where to jump
  output logic[D-1:0] prog_ctr
);
  always_ff @(posedge clk)
    if(reset)
    prog_ctr <= 'b00000000000000;</pre>
  else if(reljump_en)
    prog_ctr <= prog_ctr - (128 * target[7]) + target[6:0];</pre>
    else if(absjump_en)
   prog_ctr <= target;</pre>
  else
    prog_ctr <= prog_ctr + 'b1;</pre>
endmodule
```