I hinh Nguyen CSC 137 HW 4.

1 Chap 4

#4.7 Setuptime (Tst) = 0.1ns

Hold time (t cq-max) = 0.1 ns

Maximum propagation delay (Tpd-max) = 0.3ns

T = Tst + Tcq-max + Tpd-max = (0.1+0.1+0.3)ns 0.5 ns

maximum clock frequency: $f = \frac{1}{T} = \frac{1}{0.5 \text{ ns}} = 2 \text{ Hz}$

Chap 4 # 4.8 HDR model: module dflipflop input D, CLK, - reset, - preset, output Q, Q-BAR); Ussign Q_BAR = ~ Q; nand UI (X,D, CLK); nand uz (Y,x, CLK); nand uz (Q, Q-BAR, X); rand 44 (QBAR, Q, Y); Endmodule Test-bench: Include "dflipflop.v" module testaflipflop(); rey D, CLK, - reset, -preset;

wire Q, Q-BAR;
initial begin

\$ monitor (" CLK = 1/0 b - reset = 1/0 b - preset = 1/0 b D= 1/0 b Q= 1/0 b Q= 1/0 b,

CLK, -reset, -preset, D,Q,Q-BAK);

CLK=0, -reset=1; -preset=1;


#1 -reset =0; #1 - preset =1; #1 0=1;

#1 Cucol;


the to thinish;


Chap5

#5.11 Design a Merly Sequence recognizer that detects
the overlapping sequence "loop".



#5-9 Mealy sequence recognizer that detects the non overlapping "101"





Chap 5

#5.21 Pesign a mod 44p/down counter

M=0 up counter 0-1-12-13-14-15-16-7

m=1 down counter 7-16-15-14-13-12-11-0

We need 4 DFlipFlops, AND Gates, OF Gates

