HW07 109061641 林庭寬

problem

add two Gaussian Blur modules to the 2-core riscv-vp platform ("tiny32-mc".

Solution algorithms

we use systemC TLM2.0 and mutex to implement this multicore gaussian blur we divide the picture in half to use two core process this hw at the platform we add quiet to do not output register values on exit

add two core to execute gaussian blur

```
ISS core0(0, opt.use_E_base_isa);
ISS core1(1, opt.use E base isa);
SimpleMemory mem("SimpleMemory", opt.mem size);
SimpleTerminal term("SimpleTerminal");
ELFLoader loader(opt.input_program.c_str());
SimpleBus<5, 16> bus("SimpleBus");
CombinedMemoryInterface core0 mem if("MemoryInterface0", core0);
CombinedMemoryInterface core1 mem if("MemoryInterface1", core1);
SyscallHandler sys("SyscallHandler");
FE310_PLIC<2, 64, 96, 32> plic("PLIC");
CLINT<2> clint("CLINT");
SimpleSensor sensor("SimpleSensor", 2);
SimpleSensor2 sensor2("SimpleSensor2", 5);
BasicTimer timer("BasicTimer", 3);
SimpleMRAM mram("SimpleMRAM", opt.mram_image, opt.mram_size);
SimpleDMA dma("SimpleDMA", 4);
Flashcontroller flashController("Flashcontroller", opt.flash device);
EthernetDevice ethernet("EthernetDevice", 7, mem.data, opt.network_device);
Display display("Display");
DebugMemoryInterface core0_dbg_if("core0_DebugMemoryInterface");
DebugMemoryInterface core1_dbg_if("core1_DebugMemoryInterface");
SobelFilter sobel_filter("sobel_filter");
SobelFilter RS sobel filter rs("sobel filter rs");
gaussianFilter gaussian_filter1("gaussian_filter1");
gaussianFilter gaussian_filter2("gaussian_filter2");
```

create two DMI and bus

```
MemoryDMI dmi = MemoryDMI::create_start_size_mapping(mem.data, opt.mem_start_addr, mem.size);
InstrMemoryProxy core0_instr_mem(dmi, core0);
InstrMemoryProxy core1_instr_mem(dmi, core1);

std::shared_ptr<BusLock> bus_lock = std::make_shared<BusLock>();
core0_mem_if.bus_lock = bus_lock;
core1_mem_if.bus_lock = bus_lock;
```

at sw

create two address to multicore

```
//Filter ACC
static char* const gaussianFILTER_START_ADDR[2] = {reinterpret_cast<char* const>(0x75000000), reinterpret_cast<char* const>(0x76000000)};
static char* const gaussianFILTER_READ_ADDR[2] = {reinterpret_cast<char* const>(0x750000004), reinterpret_cast<char* const>(0x760000004)};
```

create two function sem_wait and sem_post

```
int sem_wait (uint32_t *__sem) __THROW{
 uint32_t value, success; //RV32A
   _asm__ volatile__("\
L%=:\n\t\
    lr.w %[value],(%[__sem])
                               # load reserved\n\t\
    beqz %[value],L%=
                                      # if zero, try again\n\t\
    addi %[value],%[value],-1
                                      # value --\n\t\
    sc.w %[success],%[value],(%[__sem]) # store conditionally\n\t\
    bnez %[success], L%=
                                       # if the store failed, try again\n\t\
   : [value] "=r"(value), [success]"=r"(success)
   : [__sem] "r"(__sem)
   : "memory");
 return 0;
int sem_post (uint32_t *__sem) __THROW{
 uint32_t value, success; //RV32A
   _asm__ __volatile__("\
L%=:\n\t\
                                  # load reserved\n\t\
# ...
    lr.w %[value],(%[__sem])
    addi %[value],%[value], 1
                                      # value ++\n\t\
    sc.w %[success],%[value],(%[__sem]) # store conditionally\n\t\
    bnez %[success], L%=
                                       # if the store failed, try again\n\t\
   : [value] "=r"(value), [success]"=r"(success)
   : [__sem] "r"(__sem)
   : "memory");
 return 0;
```

at read data and write data add above two function

```
void write data to ACC(char* ADDR, unsigned char* buffer, int len, int hart id){
    if(_is_using_dma){
        // Using DMA
      sem_wait(&lock);
      *(DMA_SRC_ADDR) = (uint32_t)(buffer);
      *(DMA_DST_ADDR) = (uint32_t)(ADDR);
      *(DMA_LEN_ADDR) = len;
      *(DMA OP ADDR) = DMA OP MEMCPY;
      sem_post(&lock);
    }else{
        memcpy(ADDR, buffer, sizeof(unsigned char)*len);
void read_data_from_ACC(char* ADDR, unsigned char* buffer, int len, int hart_id){
    if(_is_using_dma){
        // Using DMA
      sem_wait(&lock);
      *(DMA_SRC_ADDR) = (uint32_t)(ADDR);
      *(DMA_DST_ADDR) = (uint32_t)(buffer);
      *(DMA_LEN_ADDR) = len;
      *(DMA OP ADDR) = DMA OP MEMCPY;
      sem_post(&lock);
    }else{
        memcpy(buffer, ADDR, sizeof(unsigned char)*len);
```

Experimental results

one core

two core

```
simulation time: 1764514950 ns
 simulation t

zero (x0) =

ra (x1) =

sp (x2) =

gp (x3) =

tp (x4) =

t0 (x5) =

t1 (x6) =

t2 (x7) =

s0/fn(x8) =
                                                                   10938
sp (x2)

gp (x3)

tp (x4)

t0 (x5)

t1 (x6)

t2 (x7)

s0/fp[x8)

s1 (x9)

a0 (x10)

a1 (x11)

a2 (x12)

a3 (x13)

a4 (x14)

a5 (x15)

a6 (x16)

a7 (x17)

s2 (x18)

s3 (x19)

s4 (x20)

s5 (x21)

s6 (x22)

s7 (x23)

s8 (x24)

s9 (x25)

s10 (x26)
                                                                  20a00
6028c
                                                                    20a00
                                                                  0
60a38
                  (x11) = (x12) = (x13) = (x14) = (x15) = (x16) = (x17) = (x18) = (x20) = (x21) = (x22) = (x23) = (x24) = (x25) =
                                                              525270
                                                                   209c0
                   (x26)
(x27)
(x28)
  s11
   t4
t5
t6
                    (x29)
                (x30) = (x31) =
                                                                       8800
                       1094c
                                                      45440924
```

	One core	Two core
Simulation time	3494287520ns	1764514950ns
Num instruciton	9400746	45440924 * 2

Discussions and conclusions

Before this homework I do lab08 to learn the architecture of riscv, and this homework I learn about riscv architecture and implement multicore in C and systemC. I think riscv is very useful to application. I derive much benefit in this class, thanks.