






5V0 DC-DC


$$V_{out} = 0.6 * (1 + 110K/14.5K) \approx 5.15V$$



BANK VOLTAGE SEL.




12V DC-IN




3V3 DC-DC

$$V_{out} = 0.6 * (1 + 100K/22K) \approx 3.33V$$




12V PCIE-IN




1V8 DC-DC

$$V_{out} = 0.6 * (1 + 100K/48.5K) \approx 1.83V$$



POWER-IN ORING



Update notes: Rename the DVI_TX_DDC DVI_A_DDC, DVI_RX_DDC to DVI_B_DDC.
Shenzhen Sipeed Technology Co., Ltd.

Sheet: /POWER/
File: POWER.kicad_sch

Title: TANG_MEGA-138K-Pro_Dock-4071f_Schematics


Size: A4 Date: 2025-03-25

KiCad E.D.A. 9.0.1

Rev: 1.5

Id: 2/19

8-WAY TWI MUX



NO.	CONFIG	SEL0	SEL1	SEL2
0	SFP0	0	0	0
1	SFP1	0	0	1
2	EEPROM	0	1	0
3	DVI_A_DDC MS5331-0	0	1	1
4	DVI_B_DDC MS5331-1	1	0	0
5	DVP_CAM	1	0	1
6	MIPI_RX0	1	1	0
7	MIPI_RX1	1	1	1



Update notes: Rename the DVI_TX_DDC to DVI_A_DDC, DVI_RX_DDC to DVI_B_DDC.
Shenzhen Sipeed Technology Co.,Ltd.

Sheet: /TWI_MUX/
 File: TWI_MUX.kicad_sch

Title: TANG_MEGA-138K-Pro_Dock-4071f_Schematics

Size: A4


Date: 2025-03-25

Rev: 1.5

KiCad E.D.A. 9.0.1

Id: 4/19

Note: that the pinout (numbers) of these conn. here is mirrored compared to the SOM.




CONFIG	MODE0	MODE1	MODE2
JTAG	X	X	X
MSPI	0	0	1
SSPI	0	1	0
MSERIAL	0	0	0
SSERIAL	1	1	1
MCPU	1	0	0
SCPU	1	1	0



Title: TANG_MEGA-138K-Pro_Dock-4071f_Schematics

Size: A3	Date: 2025-03-25	Rev: 1.5
KiCad E.D.A. 9.0.1		Id: 5/19



Shenzhen Sipeed Technology Co.,Ltd.


File: USB_JTAG.kicad_sch

Title: TANG_MEGA-138K-Pro_Dock-4071f_Schematics

Rev: 1.5

Id: 6/19

PCI-Express X4



Shenzhen Sipeed Technology Co.,Ltd.

Sheet: /FPGA_PCIE/

File: PCIE_sch.kicad_sch

Title: TANG_MEGA-138K-Pro_Dock-4071f_Schematics


Size: A4	Date: 2025-03-25
----------	------------------

KiCad E.D.A. 9.0.1

Rev: 1.5

Id: 7/19

DVI A(TX)



Update notes: Rename the DVI_TX to DVI_A(TX).
Shenzhen Sipeed Technology Co., Ltd.

Sheet: /FPGA/TMDS_A/
 File: DVI_TX.kicad_sch

Title: TANG_MEGA-138K-Pro_Dock-4071f_Schematics


Size: A4 Date: 2025-03-25

KiCad E.D.A. 9.0.1

Rev: 1.5

Id: 8/19

DVI B(RX)



Update notes: Rename the DVI_RX to DVI_B(RX)

Shenzhen Sipeed Technology Co., Ltd.

Sheet: /FPGA_TMDS_B/

File: DVI_RX.kicad_sch

Title: TANG_MEGA-138K-Pro_Dock-4071f_Schematics

Size: A4





Date: 2025-03-25

Rev: 1.5

KiCad E.D.A. 9.0.1

Id: 9/19

SFP+



Shenzhen Sipeed Technology Co., Ltd.

Sheet: /FPGA_SFP+/

File: SFP-PLUS.kicad_sch

Title: TANG_MEGA-138K-Pro_Dock-4071f_Schematics


Size: A4 Date: 2025-03-25

KiCad E.D.A. 9.0.1

Rev: 1.5


Id: 10/19

MIPI RX







TWI_MUX_CFG: SEL[0..2]=1,1,0

{N19,3}: SEL0=1
{P19,3}: SEL1=1
{P26,3}: SEL2=0



TWI_MUX_CFG: SEL[0..2]=1,1,1

{N19,3}: SEL0=1
{P19,3}: SEL1=1
{P26,3}: SEL2=1



Shenzhen Sipeed Technology Co., Ltd.

Sheet: /FPGA_MIPI_RX/

File: MIPI_RX.kicad_sch

Title: TANG_MEGA-138K-Pro_Dock-4071f_Schematics

Size: A4


Date: 2025-03-25

Rev: 1.5


KiCad E.D.A. 9.0.1

Id: 11/19

DVP-CAMERA




TWL_MUX_CFG: SEL[0..2]=1,0,1
{N19,3}: SEL0=1
{P19,3}: SEL1=0
{P26,3}: SEL2=1




FPGA-LCD

MIPI DPI CONN.



LCD BACKLIGHT



Shenzhen Sipeed Technology Co.,Ltd.

Sheet: /FPGA_LCD/

File: LCD_DPI.kicad_sch

Title: TANG_MEGA-138K-Pro_Dock-4071f_Schematics

Size: A4

Date: 2025-03-25


Rev: 1.5

KiCad E.D.A. 9.0.1


Id: 14/19

PERIPHERALS


USB2.0-DEV.




BUTTON




WS2812



LED



FAN



Shenzhen Sipeed Technology Co.,Ltd.

Sheet: /PERIPHERALS/
File: PERIPHERALS.kicad_sch

Title: TANG_MEGA-138K-Pro_Dock-4071f_Schematics


Size: A4 Date: 2025-03-25

KiCad E.D.A. 9.0.1


Rev: 1.5

Id: 15/19

RGMII-ETHERNET




{RGMII_TX}




{RGMII_SMI}



{RGMII_RX}




{RGMII_RX}



{EPHY_CTRL}



RGMII IO Power	CFG_EXT	CFG_LD0[1:0]
External 3.3V	1'b1	2'b00
External 1.8V	1'b1	2'b10
Internal 1.8V	1'b0	2'b10



Shenzhen Sipeed Technology Co.,Ltd.

Sheet: /RGMII_ETHNET/
File: RGMII_sch.kicad_sch

Title: TANG_MEGA-138K-Pro_Dock-4071f_Schematics

Size: A4 Date: 2025-03-25


KiCad E.D.A. 9.0.1

Rev: 1.5


Id: 17/19

FPGA-Audio


STEREO DAC




LOW-PASS FILTER




AUDIO POWER



HEADPHONE AMP.




HEADPHONE JACK 3.5MM CTIA



When the jack is unplugged, L/R_DET is connected to L/R.

SPEAKER CONN. R-CH



Update notes: Added DC bias to the AUDIO_OUTR network to work with analog switches.
Shenzhen Sipeed Technology Co.,Ltd.

Sheet: /FPGA_AUDIO/
File: DAC+PA.kicad_sch


Title: TANG_MEGA-138K-Pro_Dock-4071f_Schematics

Size: A4 Date: 2025-03-25

KiCad E.D.A. 9.0.1

Rev: 1.5

Id: 18/19



Update notes: Rename the DVI_TX_DDC, DVI_A_DDC, DVI_RX_DDC to DVI_B_DDC.

Shenzhen Sipeda Technology Co., Ltd.

Sheet: /POWER_TREE/

File: PT.kicad_sch

Title: TANG_MEGA-138K-Pro_Dock-4071f_Schematics

Size: A4

Date: 2025-03-25

Rev: 1.5

KiCad E.D.A. 9.0.1

Id: 19/19