This custom LSI has to be used with 65030G-043 and 65040G-099.


65040G-099 could only provide 18bit Address Data for 256k memory, But 65012c-132 can extend Address area 20bit:2Mword memory.


65012C-132 has 24ch×3bit Latch and 7 3to8 decoder( 3 for Write pulse, 3 for output, 1 for Bank select).

65012C-132 combined with 65030G-043 and 65040G-099, can extend Address area 8times DSS-1 but each sound must be in a certain BANK.

Bank select are for OE of 256k×4 type DRAM and synchronized with CSLn and CHn. WEn are provided for each BANK.

Now we are designing, it will be shown this NOV.






Subject μPD65012C-132 Date CSL3 CS WE 2) READ WRITE from GATE ARRAY CSL2 ADDRESS ADDRESS CSL1 ちちんが DECODER DECODER A4 A3 A2 A1 CHØ2 CHØ1 CHØØ AQ 24 24 ROM ADDRESS 3 bit x 24 3bit x 24 DO2-DO1 DO0-DI2 3 state 29 30 LATCH DI1-BUFFER BS 7 BS 6 BS 5 BS 4 BS 3 BS 2 BS 1 BS 0 3 to 8 DECOof each bank DER 30 15 16 9 G1 G2 to WE of each bank WE3 WE2 WE1 WE0 Approved from GATE ARRAY - CWE + Checked 40,27 20,31 61.10.22 NC Vcc GND 技術部 40 pin DIP Copy to Total

This custom LSI has to be used with 8253(16 bit programma ble divider).


This LSI combined with 8253, works as 19bit divider and Top OSC can be up to 32MHz.


In this condition, minimum step of pitch is 1.67cent(32MHz s



65011C-023 has 8blocks of 1/8 Divider with programmable HA LT as following diagram.

BLOCK DIAGRAM (1 OSC)





μPD65030G-043 , μPD65040G-099.

In the DSS-1, since it is necessary to transfer a large quantity of data at high speed, the DMA (DIRECT MEMORY ACCESS) system is adopted. In this system, data are transferred directly between I/O and memory without going through the CPU registers. The LSIs developed for this purpose are the custom GATE ARRAY µPD65030G-043-12 (GA-I) and µPD65040G-099-12 (GA-II). The GA-I receives DMA requests on 16 channels (maximum of 24 channels), encodes them and generates timing. The GA-II stores 8 channels worth of memory addresses, increments addresses in response to requests and outputs in accordance with the GA-I timing.

1

In the DSS-1, two GA-IIs are needed for each GA-I to cover 16 channels.

Caution > Both the GA-I and GA-II use 80-pin flat packages.
Use caution in repair and replacement.

## PROCEDURE OF DMA

To set new DMA address of key on channel. 0.Check MPUWE(MSB of 65030G-043).

- 1.Stop the DMA request clock from 8253 of key on channel.
- 2. Write the start address of wave memory to 65040G-099 data bus. (3 bytes)
- 3. Write end address of wave memory, loop sw and synchro sw to 65040G-099 data bus. (3 bytes)
- 4.write loop point address of wave memory to 65040G-099 data bus. When loop sw is off, it is not necessary. (3 bytes)
- 5. Write DMA ch to start ,read/write and zero cross start sw to 65030G-043 data bus.(1 byte)
- 6.Start DMA request clock.(sound pitch depends on it.)

Since 65040G-099 has 9bytes input buffer,Only one channel can be set New DMA address at one time. So before setting new DMA address, it is necessary to check out finish to execute of DMA start already set. To check out this ,Read MSB of 65030G-043 data bus.

Loop sw,synch sw and zero% start sw are not separated each
DMA channel.Latest sw data written by MPU are effective all
DMA channel.

Write pulse is provided only for ch0,other channel cannot be write mode. So during ch0 write, oter channel can read. Rate of DMA bus is up to 1MHz, So each channel can work up to 64 kHz(read out Freq.) 16ch x 64kHz =1MHz

650404-099

SA : START ADDRESS EA : END ADDRESS LA : LOOP POINT ADDRESS

	LA16	LAIF LAI6	l				ľ		0	0	0			
	LA8	LA9	LAIS LAI4 LAI3 LAI2 LAI1 LAIO LA9 LA8	LA11	LAI2	LA13	LA14	LA15	_	_	_	0		
1: Synchro ON	LAT LAG LAS LAG LAG LAG LAG	LA1	LA2	LA3	LA4	LA5	LA6	LA7	0	_		0		
O: Syndaro off	EA16	EATT EATS					Synch	Loop Synch	_	0	>	0		
1: 100 ON	EA8	EA9	EAIS EAI4 EAI3 EAI2 EAI1 EAI0 EA9 EA8	EAI1	EA12	EA13	EA14	EA15	0	0		0		
140 de07 :0	EAO	EA1	EAX EA6 EA5 EA4 EA3 EA2 EA1 EA0	EA3	EA4	EAS	EA6	EAZ			0	0	5	
	SA16	SAIT SAI6	PAG	PA1	Payers PA2				0		0	0	0	لبم
	SA8	SA9	SAIS SAI4 SAI3 SAI2 SAI1 SAID SA9 SA8	SAII	SA12	SA13	SA14	SA15		0	0	0		
	SAO	SA1	O SA7 SA6 SA5 SA4 SA3 SA2 SA1 SA0	SA3	SA4	SA5	SA6	SAZ	0	0	0	0		
	Dø	D1	D2	Dз	D4	D5	CS A3 A2 A1 A6 D7 D6 D5 D4 D3 D2	D×	Ap	A <sub>1</sub>	Az	£13	CS(	m

650304-043

WRITE Ø: ChD Read 1: ChO Write

START Ch : 00 ~ 23 Zero X STARTSW

	K	E (
0	0	SI
~4	0	R/W
A PO	1	DZ
	WRITE (chØ)	D6
	ZeroX START SW	D5
	Ch MSB Ch B4 Ch B3 Ch B2	D4
1	START ch B4	D3
	START ch B3	D2
	START Ch B2	D1
1	STAR	Da

ZeroXSTA

ZeroXSTA

BE ZeroXSTA

1: Forced

MPU WE

O: DISABLE

1: ENABLE

