

---

# **Write An LLVM Backend Tutorial For Cpu0**

***Release 3.1.1***

**Chen Chung-Shu**    **gamma\_chen@yahoo.com.tw**  
**Anoushe Jamshidi**    **ajamshidi@gmail.com**

December 10, 2012



# CONTENTS

<b>1</b>	<b>About</b>	<b>1</b>
1.1	Authors . . . . .	1
1.2	Revision history . . . . .	1
1.3	Licensing . . . . .	1
1.4	Preface . . . . .	1
1.5	Prerequisites . . . . .	2
<b>2</b>	<b>Getting Started: Installing LLVM and the Cpu0 example code</b>	<b>3</b>
2.1	Setting Up Your Mac . . . . .	3
2.2	Setting Up Your Linux Machine . . . . .	18
<b>3</b>	<b>Cpu0 Instruction and LLVM Target Description</b>	<b>25</b>
3.1	CPU0 processor architecture . . . . .	25
3.2	LLVM structure . . . . .	31
3.3	Target Description td . . . . .	33
3.4	Write td (Target Description) . . . . .	34
3.5	Write cmake file . . . . .	43
3.6	Target Registration . . . . .	44
3.7	Build libraries and td . . . . .	45
<b>4</b>	<b>Back end structure</b>	<b>49</b>
4.1	TargetMachine structure . . . . .	49
4.2	Add RegisterInfo . . . . .	55
4.3	Add AsmPrinter . . . . .	56
4.4	LLVM Code Generation Sequence . . . . .	58
4.5	DAG (Directed Acyclic Graph) . . . . .	60
4.6	Instruction Selection . . . . .	61
4.7	Add Cpu0DAGToDAGISel class . . . . .	63
4.8	Add Prologue/Epilogue functions . . . . .	64
4.9	Summary of this Chapter . . . . .	67
<b>5</b>	<b>Other instructions</b>	<b>69</b>
5.1	Support arithmetic instructions . . . . .	69
5.2	Translate into obj file . . . . .	72
<b>6</b>	<b>Global variable, struct and array</b>	<b>85</b>
6.1	Global variable . . . . .	85
6.2	Array and struct support . . . . .	93
6.3	Operator “not” ! . . . . .	98
6.4	Display llvm IR nodes with Graphviz . . . . .	101

6.5	Adjust cpu0 instruction and support type of local variable pointer . . . . .	103
6.6	Operator mod, % . . . . .	108
<b>7</b>	<b>Control flow statement</b>	<b>117</b>
7.1	Control flow statement . . . . .	117
7.2	RISC CPU knowledge . . . . .	128
<b>8</b>	<b>Function call</b>	<b>129</b>
8.1	Mips stack frame . . . . .	129
8.2	Load incoming arguments from stack frame . . . . .	132
8.3	Store outgoing arguments to stack frame . . . . .	139
8.4	Fix the wrong offset in storing arguments to stack frame and translate pseudo instruction ADJCALL-STACKDOWN and ADJCALLSTACKUP . . . . .	146
8.5	\$gp register handle in PIC addressing mode . . . . .	149
<b>9</b>	<b>Todo List</b>	<b>157</b>
<b>10</b>	<b>Book example code</b>	<b>159</b>
<b>11</b>	<b>Alternate formats</b>	<b>161</b>

# ABOUT

## 1.1 Authors

陳鍾樞

**Chen Chung-Shu** [gamma\\_chen@yahoo.com.tw](mailto:gamma_chen@yahoo.com.tw)

<http://jonathan2251.github.com/web/index.html>

**Anoushe Jamshidi** [ajamshidi@gmail.com](mailto:ajamshidi@gmail.com)

## 1.2 Revision history

**Version 1, Released** Chapter 1, 2, 3

**Version 2, Released February 4, 2012** Added Chapter 0, Section 3.3 Correct some English & typing errors in book

**Version 3, Released February 19, 2012** Shift Chapter 0..2 to Chapter 1..3; Move Section 3.1, 3.2 to 4.1, 4.2; Move Section 3.3 to 5.1 Added Section 5.2 to 5.6; Added Chapter 6; Added Section 7.1 to 7.4 Added first paragraph in Chapter 1; Added Section " 2.1 CPU0 processor architecture" and shift other sections in Chapter 2 Correct some English & typing errors

**Version 3.1.1, Released November 28, 2012** Add Revision history Correct ldi instruction error (replace ldi instruction with addiu from the beginning and in the all example code) Move ldi instruction change from section 5.5 to 2.1 Correct some English & typing errors

## 1.3 Licensing

---

### Todo

Add info about LLVM documentation licensing.

---

## 1.4 Preface

The LLVM Compiler Infrastructure provides a versatile structure for creating new backends. Creating a new backend should not be too difficult once you familiarize yourself with this structure. However, the available backend documen-

tation is fairly high level and leaves out many details. This tutorial will provide step-by-step instructions to write a new backend for a new target architecture from scratch.

We will use the Cpu0 architecture as an example to build our new backend. Cpu0 is a simple RISC architecture that has been designed for educational purposes. More information about Cpu0, including its instruction set, is available here: <http://ccckmit.wikidot.com/ocs:cpu0>. The Cpu0 example code referenced in this book can be found in this [git hub](#). As you progress from one chapter to the next, you will incrementally build the backend's functionality.

This tutorial was written using the LLVM 3.1 Mips backend as a reference. Since Cpu0 is an educational architecture, it is missing some key pieces of documentation needed when developing a compiler, such as an Application Binary Interface (ABI). We implement our backend borrowing information from the Mips ABI as a guide. You may want to familiarize yourself with the relevant parts of the Mips ABI as you progress through this tutorial.

## 1.5 Prerequisites

Readers should be comfortable with the C++ language and Object-Oriented Programming concepts. LLVM has been developed and implemented in C++, and it is written in a modular way so that various classes can be adapted and reused as often as possible.

Already having conceptual knowledge of how compilers work is a plus, and if you already have implemented compilers in the past you will likely have no trouble following this tutorial. As this tutorial will build up an LLVM backend step-by-step, we will introduce important concepts as necessary.

This tutorial references the following materials. We highly recommend you read these documents to get a deeper understanding of what the tutorial is teaching:

The Architecture of Open Source Applications Chapter on [LLVM](#)

LLVM's Target-Independent Code Generation documentation

LLVM's TableGen Fundamentals documentation

LLVM's Writing an LLVM Compiler Backend documentation

Description of the Tricore LLVM Backend

Mips ABI document (Search for it on Google)

---

### Todo

Find official link for Mips ABI.

---

# GETTING STARTED: INSTALLING LLVM AND THE CPU0 EXAMPLE CODE

Before you start, you should know that you can always examine existing LLVM backend code and attempt to port what you find for your own target architecture. The majority of this code can be found in the `/lib/Target` directory of your root LLVM directory. As most major RISC instruction set architectures have some similarities, this may be the avenue you might try if you are both an experienced programmer and knowledgeable of compiler backends. However, there is a steep learning curve and you may easily get held up debugging your new backend. You can easily spend a lot of time tracing which methods are callbacks of some function, or which are calling some overridden method deep in the LLVM codebase - and with a codebase as large as LLVM, this can easily become a headache. This tutorial will help you work through this process while learning the fundamentals of LLVM backend design. It will show you what is necessary to get your first backend functional and complete, and it should help you understand how to debug your backend when it does not produce desirable output using the output provided by LLVM.

In this chapter, we will run through how to set up LLVM using if you are using Mac OS X or Linux. When discussing Mac OS X, we are using Apple's Xcode IDE (version 4.5.1) running on Mac OS X Mountain Lion (version 10.8) to modify and build LLVM from source, and we will be debugging using lldb. We cannot debug our LLVM builds within Xcode at the moment, but if you have experience with this, please contact us and help us build documentation that covers this. For Linux machines, we are building and debugging (using gdb) our LLVM installations on a Fedora 17 system. We will not be using an IDE for Linux, but once again, if you have experience building/ debugging LLVM using Eclipse or other major IDEs, please contact the authors. For information on using `cmake` to build LLVM, please refer to the [Building LLVM with CMake](#) documentation for further information. We are using `cmake` version 2.8.9.

---

## **Todo**

Find information on debugging LLVM within Xcode for Macs.

---

## **Todo**

Find information on building/debugging LLVM within Eclipse for Linux.

---

## **2.1 Setting Up Your Mac**

### **2.1.1 Installing LLVM, Xcode and cmake**

---

## **Todo**

Fix centering for figure captions.

---

Please download LLVM version 3.1 (llvm, clang, compiler-rt) from the [LLVM Download Page](#). Then extract them using `tar -zxf {llvm-3.1.src.tar, clang-3.1.src.tar, compiler-rt-3.1.src.tar}`, and change the llvm source code root directory into src. After that, move the clang source code to `src/tools/clang`, and move the compiler-rt source to `src/project/compiler-rt` as shown in [LLVM, clang, compiler-rt source code positions on Mac OS X](#).

---

### Todo

Should we just write out commands in a terminal for people to execute?

---




Figure 2.1: LLVM, clang, compiler-rt source code positions on Mac OS X

Next, copy the LLVM source to `/Users/Jonathan/llvm/3.1/src` by executing the terminal command `cp -rf /Users/Jonathan/Documents/llvmSrc/src /Users/Jonathan/ llvm/3.1/..`

Install Xcode from the Mac App Store. Then install cmake, which can be found here: <http://www.cmake.org/cmake/resources/software.html>. Before installing cmake, make sure you can install applications you download from the Internet. Open “System Preferences”->“Security & Privacy.” Click the lock to make changes, and under “Allow applications downloaded from:” select the radio button next to “Anywhere.” See [Adjusting Mac OS X security settings to allow cmake installation](#). below for an illustration. You may want to revert this setting after installing cmake.

Alternatively, you can mount the cmake .dmg image file you downloaded, right -click (or control-click) the cmake .pkg package file and click “Open.” Mac OS X will ask you if you are sure you want to install this package, and you can click “Open” to start the installer.




Figure 2.2: Adjusting Mac OS X security settings to allow cmake installation.

### 2.1.2 Create LLVM.xcodeproj by cmake Graphic UI

Currently, I cannot do debug by lldb with cmake graphic UI operations depicted in this section, but I can do debug by lldb with [section Create LLVM.xcodeproj of supporting cpu0 by terminal cmake command](#). Even though, let's build LLVM project with cmake graphic UI now since this LLVM build is to build the release version for clang, llvm-as, llc, ..., execution command use, not for working backend program. First, create LLVM.xcodeproj as [Start to create LLVM.xcodeproj by cmake](#), then click configure button to enter [Create LLVM.xcodeproj by cmake – Set option to generate Xcode project](#), and then click Done button on [Create LLVM.xcodeproj by cmake – Set option to generate Xcode project](#) to get [Create LLVM.xcodeproj by cmake – Before Adjust CMAKE\\_INSTALL\\_NAME\\_TOOL](#).




Figure 2.3: Start to create LLVM.xcodeproj by cmake

---

#### Todo

The html will follow the appear order in \*.rst source context but latexpdf didn't. For example, the [Create LLVM.xcodeproj by cmake – Set option to generate Xcode project](#) Figure 2.4 and [Create LLVM.xcodeproj by cmake – Before Adjust CMAKE\\_INSTALL\\_NAME\\_TOOL](#) Figure 2.5 appear after the below text “Click OK from ...” in pdf. If find the **NoReorder** or **newpage** directive, maybe can solve this problem.

---

Click OK from [Create LLVM.xcodeproj by cmake – Before Adjust CMAKE\\_INSTALL\\_NAME\\_TOOL](#) and select Cmake 2.8-9.app for CMAKE\_INSTALL\_NAME\_TOOL by click the right side button “...” of that row in [Create LLVM.xcodeproj by cmake – Before Adjust CMAKE\\_INSTALL\\_NAME\\_TOOL](#) to get [Select Cmake 2.8-9.app](#).

Click Configure button in [Select Cmake 2.8-9.app](#) to get [Click cmake Configure button first time](#).




Figure 2.4: Create LLVM.xcodeproj by cmake – Set option to generate Xcode project

Check CLANG\_BUILD\_EXAMPLES, LLVM\_BUILD\_EXAMPLES, and uncheck LLVM\_ENABLE\_PIC as *Check CLANG\_BUILD\_EXAMPLES, LLVM\_BUILD\_EXAMPLES, and uncheck LLVM\_ENABLE\_PIC in cmake*.

Click Configure button again. If the output result message has no red color, then click Generate button to get *Click cmake Generate button second time*.

### 2.1.3 Build Ivm by Xcode

Now, LLVM.xcodeproj is created. Open the cmake\_debug\_build/LLVM.xcodeproj by Xcode and click menu “Product – Build” as *Click Build button to build LLVM.xcodeproj by Xcode*.

After few minutes of build, the clang, llc, llvm-as, ..., can be found in cmake\_debug\_build/bin/Debug/ as *Executable files built by Xcode*.

To access those execution files, edit .profile (if you .profile not exists, please create file .profile), save .profile to /Users/Jonathan/, and enable \$PATH by command source .profile as *Edit .profile and save .profile to /Users/Jonathan/*. Please add path /Applications//Xcode.app/Contents/Developer/usr/bin to .profile if you didn’t add it after Xcode download.

### 2.1.4 Create LLVM.xcodeproj of supporting cpu0 by terminal cmake command

In section Create LLVM.xcodeproj by cmake Graphic UI, we create LLVM.xcodeproj by cmake graphic UI. We can create LLVM.xcodeproj by cmake command on terminal also. Now, let’s repeat above steps to create llvm/3.1.test with cpu0 modified code as *Create llvm/3.1.test with cpu0 modified code*.

/Users/Jonathan/Documents/Gamma\_flash/LLVMBackendTutorial/src\_files\_modify/src/ contains the files I modified for cpu0 architecture. Copy it as *Create llvm/3.1.test with cpu0 modified code* to replace the original 3.1 source




Figure 2.5: Create LLVM.xcodeproj by cmake – Before Adjust CMAKE\_INSTALL\_NAME\_TOOL




Figure 2.6: Select Cmake 2.8-9.app




Figure 2.7: Click cmake Configure button first time




Figure 2.8: Check CLANG\_BUILD\_EXAMPLES, LLVM\_BUILD\_EXAMPLES, and uncheck LLVM\_ENABLE\_THREADS in cmake




Figure 2.9: Click cmake Generate button second time




Figure 2.10: Click Build button to build LLVM.xcodeproj by Xcode

```

118-165-11-2:Debug Jonathan$ pwd
/Users/Jonathan/llvm/3.1/cmake_debug_build/bin/Debug
118-165-11-2:Debug Jonathan$ ls
BrainF           clang           llvm-ld
ExceptionDemo   clang++        llvm-link
Fibonacci       clang-check
FileCheck        clang-interpreter
FileUpdate       clang-tblgen
HowToUseJIT      count          llvm-nm
Kaleidoscope-Ch2 diagtool
Kaleidoscope-Ch3 llc            llvm-objdump
Kaleidoscope-Ch4 lli            llvm-ranlib
Kaleidoscope-Ch5 llvm-ar
Kaleidoscope-Ch6 llvm-as
Kaleidoscope-Ch7 llvm-bcanalyzer
ModuleMaker      llvm-config
ParallelJIT     llvm-cov
arcmt-test       llvm-diff
bugpoint         llvm-dis
c-arcmt-test    llvm-dwarfdump
c-index-test    llvm-extract
118-165-11-2:Debug Jonathan$ 


```

Figure 2.11: Executable files built by Xcode



```
118-165-11-2:~ Jonathan$ pwd
/Users/Jonathan
118-165-11-2:~ Jonathan$ cat .profile
export PATH=$PATH:/Applications//Xcode.app/Contents/Developer/usr/bin:/Users/Jonathan/llvm/3.1/cmake_debug_build/bin/Debug
118-165-11-2:~ Jonathan$ source .profile
118-165-11-2:~ Jonathan$ $PATH
-bash: /usr/bin/bin:/usr/sbin:/sbin:/Applications//Xcode.app/Contents/Developer/usr/bin:/Users/Jonathan/llvm/3.1/cmake_debug_build/bin/Debug
:/Applications//Xcode.app/Contents/Developer/usr/bin:/Users/Jonathan/llvm/3.1/cmake_debug_build/bin/Debug: No such file or directory
118-165-11-2:~ Jonathan$
```


Figure 2.12: Edit .profile and save .profile to /Users/Jonathan/



```
118-165-11-2:llvm Jonathan$ cd 3.1.test/
118-165-11-2:3.1.test Jonathan$ mkdir cpu0
118-165-11-2:3.1.test Jonathan$ cd cpu0/
118-165-11-2:cpu0 Jonathan$ mkdir 1
118-165-11-2:cpu0 Jonathan$ cd 1
118-165-11-2:1 Jonathan$ mkdir src
118-165-11-2:1 Jonathan$ cd src
118-165-11-2:src Jonathan$ cp -rf /Users/Jonathan/llvm/3.1/src/ .
118-165-11-2:src Jonathan$ ls
CMakeLists.txt      Makefile.config.in    configure        projects
CREDITS.TXT        Makefile.rules        docs            runtime
LICENSE.TXT        README.txt          examples        test
LLVMBuild.txt      autoconf            include         tools
Makefile            bindings            lib            unittests
Makefile.common     cmake               llvm.spec.in  utils
118-165-11-2:src Jonathan$ cp -rf /Users/Jonathan/Documents/Gamma_flash/LLVMBackendTutorial/src_file
s_modify/src/* .
118-165-11-2:src Jonathan$ cd lib/Target/
118-165-11-2:Target Jonathan$ ls
ARM                  Mips              TargetJITInfo.cpp
CMakeLists.txt      PTX               TargetLibraryInfo.cpp
CellSPU             PowerPC          TargetLoweringObjectFile.cpp
CppBackend          README.txt       TargetMachine.cpp
Hexagon             Sparc            TargetMachineC.cpp
LLVMBuild.txt      Target.cpp        TargetRegisterInfo.cpp
MBLaze              TargetData.cpp   TargetSubtargetInfo.cpp
MSP430              TargetELFWriterInfo.cpp
Makefile            TargetInstrInfo.cpp X86
Mangler.cpp         TargetIntrinsicInfo.cpp
XCore
```

Figure 2.13: Create llvm/3.1.test with cpu0 modified code

code for cpu0 backend support. After *Create llvm/3.1.test with cpu0 modified code*, copy cpu0 example code from LLVMBackendTutorial/1/Cpu0 to src/lib/Target/ as *Copy cpu0 example code from 1/Cpu0 to src/lib/Target/*.




```

118-165-11-2:Target Jonathan$ pwd
/Users/Jonathan/llvm/3.1.test/cpu0/1/src/lib/Target
118-165-11-2:Target Jonathan$ cp -rf /Users/Jonathan/Documents/Gamma_flash/LLVMBackendTutorial/1/Cpu0 .
118-165-11-2:Target Jonathan$ ls
ARM                         Mangler.cpp
CMakeLists.txt                Mips
CellSPU                      PTX
CppBackend                   PowerPC
Cpu0                         README.txt
Hexagon                      Sparc
LLVMBuild.txt                Target.cpp
MBLaze                        TargetData.cpp
MSP430                        TargetELFWriterInfo.cpp
Makefile                      TargetInstrInfo.cpp
118-165-11-2:Target Jonathan$                                         TargetIntrinsicInfo.cpp
                                         TargetJITInfo.cpp
                                         TargetLibraryInfo.cpp
                                         TargetLoweringObjectFile.cpp
                                         TargetMachine.cpp
                                         TargetMachineC.cpp
                                         TargetRegisterInfo.cpp
                                         TargetSubtargetInfo.cpp
                                         X86
                                         XCore
118-165-11-2:Target Jonathan$ 

```

Figure 2.14: Copy cpu0 example code from 1/Cpu0 to src/lib/Target/

Please remove src/tools/clang since it will waste time to build clang for our working Cpu0 changes. Now, it's ready for building 1/Cpu0 code by command `cmake -DCMAKE_CXX_COMPILER=clang++ -DCMAKE_C_COMPILER=clang -DCMAKE_BUILD_TYPE=Debug -G "Xcode" .../src/` as *Build llvm debug cpu0 working project by cmake terminal command*. Remind, currently, the `cmake` terminal command can work with lldb debug, but the section *Create LLVM.xcodeproj by cmake Graphic UI* cannot.



```

118-165-11-2:~ Jonathan$ cd llvm/3.1.test/cpu0/1/cmake_debug_build/
118-165-11-2:cmake_debug_build Jonathan$ ls
CMakeCache.txt      CPackSourceConfig.cmake bin           include          share          utils
CMakeFiles          DummyConfigureOutput cmake          lib            test          tools
CMakeScripts        LLVM.xcodeproj cmake_install.cmake projects        runtime        unittests
CPackConfig.cmake   LLVMBuild.cmake examples        share          test          tools
118-165-11-2:cmake_debug_build Jonathan$ rm -rf *
118-165-11-2:cmake_debug_build Jonathan$ ls
118-165-11-2:cmake_debug_build Jonathan$ rm -rf *
118-165-11-2:cmake_debug_build Jonathan$ pwd
/Users/Jonathan/llvm/3.1.test/cpu0/1/cmake_debug_build
118-165-11-2:cmake_debug_build Jonathan$ ls
118-165-11-2:cmake_debug_build Jonathan$ cmake -DCMAKE_CXX_COMPILER=clang++ -DCMAKE_C_COMPILER=clang -DCMAKE_BUILD_TYPE=Debug -G "Xcode" .../src/
-- The C compiler identification is Clang 3.1.0
-- The CXX compiler identification is Clang 3.1.0
-- Check for working C compiler using: Xcode
-- Check for working C compiler using: Xcode -- works
-- Detecting C compiler ABI info
-- Detecting C compiler ABI info - done
-- Check for working CXX compiler using: Xcode
-- Check for working CXX compiler using: Xcode -- works
-- Detecting CXX compiler ABI info
-- Detecting CXX compiler ABI info - done
-- Looking for argz.h
-- Looking for argz.h - not found
-- Looking for assert.h
-- Looking for assert.h - found
-- Looking for ctype.h
-- Looking for ctype.h - found
-- Looking for dirent.h
-- Looking for dirent.h - found
-- Looking for dl.h
-- Looking for dl.h - not found
-- Looking for dirent.h
-- Looking for dirent.h - not found

```

Figure 2.15: Build llvm debug cpu0 working project by `cmake` terminal command

Since Xcode use clang compiler and lldb instead of gcc and gdb, we can run lldb debug as *Run lldb debug*. About the lldb debug command, please reference <http://lldb.llvm.org/lldb-gdb.html> or lldb portal <http://lldb.llvm.org/>.

## 2.1.5 Install other tools on iMac

These tools mentioned in this section is for coding and debug. You can work even without these tools. Files compare tools Kdiff3 <http://kdiff3.sourceforge.net>. FileMerge is a part of Xcode, you can type FileMerge in Finder –

## Write An LLVM Backend Tutorial For Cpu0, Release 3.1.1



```
118-165-11-2:InputFiles Jonathan$ lldb -- /Users/Jonathan/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/Debug/llc -march=cpu0 -filetype=asm ch2.bc -o ch2.cpu0.
s
Current executable set to '/Users/Jonathan/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/Debug/llc' (x86_64).
(lldb) b Cpu0TargetInfo.cpp:18
breakpoint set --file 'Cpu0TargetInfo.cpp' --line 18
Breakpoint created: 1: file = 'Cpu0TargetInfo.cpp', line = 18, locations = 1
(lldb) run
Process 31545 launched: '/Users/Jonathan/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/Debug/llc' (x86_64)
Process 31545 stopped
* thread #1: tid = 0x1c03, 0x000000100770011 llc`LLVMInitializeCPU0TargetInfo + 33 at Cpu0TargetInfo.cpp:19, stop reason = breakpoint 1.1
  frame #0: 0x000000100770011 llc`LLVMInitializeCPU0TargetInfo + 33 at Cpu0TargetInfo.cpp:19
frame #0: 0x000000100770011 llc`LLVMInitializeCPU0TargetInfo + 33 at Cpu0TargetInfo.cpp:19, stop reason = breakpoint 1.1
16
17     extern "C" void LLVMInitializeCPU0TargetInfo() {
18         RegisterTarget<Triple::cpu0,
-> 19             /* HasJIT==true */ X(TheCPU0Target, "cpu0", "Cpu0");
20
21     RegisterTarget<Triple::cpu0el,
-> 22         /* HasJIT==true */ Y(TheCPU0elTarget, "cpu0el", "Cpu0el");
(lldb) n
Process 31545 stopped
* thread #1: tid = 0x1c03, 0x00000010077002f llc`LLVMInitializeCPU0TargetInfo + 63 at Cpu0TargetInfo.cpp:22, stop reason = step over
  frame #0: 0x00000010077002f llc`LLVMInitializeCPU0TargetInfo + 63 at Cpu0TargetInfo.cpp:22
19
-> 20     /* HasJIT==true */ X(TheCPU0Target, "cpu0", "Cpu0");
21
22     RegisterTarget<Triple::cpu0el,
-> 23         /* HasJIT==true */ Y(TheCPU0elTarget, "cpu0el", "Cpu0el");
(lldb) print X
(llvm::RegisterTarget<llvm::Triple::ArchType, true>) $0 = {
```

Figure 2.16: Run lldb debug

Applications as *Type FileMerge in Finder – Applications* and drag it into the Dock as *Drag FileMerge into the Dock*.




Figure 2.17: Type FileMerge in Finder – Applications

Download tool Graphviz for display llvm IR nodes in debugging, [http://www.graphviz.org/Download\\_macos.php](http://www.graphviz.org/Download_macos.php). I choose mountainlion as *Download graphviz for llvm IR node display* since my iMac is Mountain Lion.

After install Graphviz, please set the path to .profile. For example, I install the Graphviz in directory /Applications/Graphviz.app/Contents/MacOS/, so add this path to /User/Jonathan/.profile as follows,

```
118-165-12-177:InputFiles Jonathan$ cat /Users/Jonathan/.profile
export PATH=$PATH:/Applications/Xcode.app/Contents/Developer/usr/bin:
/Applications/Graphviz.app/Contents/MacOS:/Users/Jonathan/llvm/3.1/
cmake_debug_build/bin/Debug
```

The Graphviz information for llvm is in [http://llvm.org/docs/CodeGenerator.html? highlight=graph%20view](http://llvm.org/docs/CodeGenerator.html?highlight=graph%20view) and <http://llvm.org/docs/ProgrammersManual.html#ViewGraph>. TextWrangler is for edit file with line number display and dump binary file like the obj file, \*.o, that will be generated in chapter 3. You can download from App Store. To



Figure 2.18: Drag FileMege into the Dock




Figure 2.19: Download graphviz for llvm IR node display

dump binary file, first, open the binary file, next, select menu “File – Hex Front Document” as *Select Hex Dump menu*. Then select “Front document’s file” as *Select Front document’s file in TextWrangler*.




Figure 2.20: Select Hex Dump menu

## 2.2 Setting Up Your Linux Machine

### 2.2.1 Install LLVM 3.1 release build on Linux

First, install the llvm release build by, 1) Untar llvm source, rename llvm source with src. 2) Untar clang and move it src/tools/clang. 3) Untar compiler-rt and move it to src/project/compiler-rt as *Create llvm release build*.

Next, build with cmake command, `cmake -DCMAKE_BUILD_TYPE=Release -DCLANG_BUILD_EXAMPLES=ON -DLLVM_BUILD_EXAMPLES=ON -G "Unix Makefiles" ./src/`, shown in *Create llvm 3.1 release build*.

After cmake, run command `make`, then you can get clang, llc, llvm-as, ..., in `cmake_release_build/bin/` after a few tens minutes of build. Next, edit `/home/Gamma/.bash_profile` with adding `/usr/local/llvm/3.1/cmake_release_build/bin` to PATH to enable the clang, llc, ..., command search path, as shown in *Setup llvm command path*.

### 2.2.2 Install cpu0 debug build on Linux

Make another copy `/usr/local/llvm/3.1.test/cpu0/1/src` for cpu0 debug working project according the following list steps, the corresponding commands shown in *Create llvm 3.1 debug copy*:

- 1) Enter `/usr/local/llvm/3.1.test/cpu0/1` and `cp -rf /usr/local/llvm/3.1/src ..`
- 2) Update my modified files to support cpu0 by command, `cp -rf /home/Gamma/Gamma_flash/LLVMBackendTutorial/s ..`




Figure 2.21: Select Front document's file in TextWrangler

- 3) Enter src/lib/Target and copy example code LLVMBackendTutorial/1/Cpu0 to the directory by command `cd src/lib/Target/` and `cp -rf /home/Gamma/Gamma_flash/LLVMBackendTutorial/1/Cpu0 ..`
- 4) Go into directory 3.1.test/cpu0/1/src and Check step 3 is effect by command `grep -R "Cpu0" . | more`. I add the Cpu0 backend support, so check with grep.
- 5) Remove clang from 3.1.test/cpu0/1/src/tools/clang, and `mkdir 3.1.test/cpu0/1/cmake_debug_build`. Without this you will waste extra time for command `make` in cpu0 example code build.

Now, go into directory 3.1.test/cpu0/1, create directory `cmake_debug_build` and do `cmake` like build the 3.1 release, but we do Debug build and use clang as our compiler instead, as follows,

```
[Gamma@localhost src]$ cd ..
[Gamma@localhost 1]$ pwd
/usr/local/llvm/3.1.test/cpu0/1
[Gamma@localhost 1]$ mkdir cmake_debug_build
[Gamma@localhost 1]$ cd cmake_debug_build/
[Gamma@localhost cmake_debug_build]$ cmake
-DCMAKE_CXX_COMPILER=clang++ -DCMAKE_C_COMPILER=clang
-DCMAKE_BUILD_TYPE=Debug -G "Unix Makefiles" ../src/
-- The C compiler identification is Clang 3.1.0
-- The CXX compiler identification is Clang 3.1.0
-- Check for working C compiler: /usr/local/llvm/3.1/cmake_release_build/bin/clang
-- Check for working C compiler: /usr/local/llvm/3.1/cmake_release_build/bin/clang
-- works
-- Detecting C compiler ABI info
-- Detecting C compiler ABI info - done
-- Check for working CXX compiler: /usr/local/llvm/3.1/cmake_release_build/bin/clang++
```




Figure 2.22: Create llvm release build

```
Gamma@localhost:/usr/local/llvm/3.1/cmake_release_build
File Edit View Search Terminal Help
[Gamma@localhost cmake_release_build]$ cmake -DCMAKE_BUILD_TYPE=Release -DCLANG_BUILD_EXAMPLES=ON -DLLVM_BUILD_EXAMPLES=ON -G "Unix Makefiles" ../src/
-- Target triple: x86_64-unknown-linux-gnu
-- Native target architecture is X86
-- Threads enabled.
-- Building with -fPIC
-- Constructing LLVMBuild project information
-- Targeting ARM
-- Targeting CellSPU
-- Targeting CppBackend
-- Targeting Hexagon
-- Targeting Mips
-- Targeting MBlaze
-- Targeting MSP430
-- Targeting PowerPC
-- Targeting PTX
-- Targeting Sparc
-- Targeting X86
-- Targeting XCore
-- Clang version: 3.1
-- Found Subversion: /usr/bin/svn (found version "1.7.6")
-- Configuring done
[Gamma@localhost cmake_release_build]$
```

Figure 2.23: Create llvm 3.1 release build

```
Gamma@localhost:/usr/local/llvm/3.1/cmake_release_build
File Edit View Search Terminal Help
[Gamma@localhost cmake_release_build]$ cat /home/Gamma/.bash_profile
# .bash_profile


# Get the aliases and functions
if [ -f ~/.bashrc ]; then
    . ~/.bashrc
fi

# User specific environment and startup programs

PATH=$PATH:/usr/local/llvm/3.1/cmake_release_build/bin:/opt/mips_linux_toolchain/bin:$HOME/.local/bin:$HOME/bin

export PATH
[Gamma@localhost cmake_release_build]$ source /home/Gamma/.bash_profile
[Gamma@localhost cmake_release_build]$ $PATH
bash: /usr/lib64/qt-3.3/bin:/usr/local/bin:/usr/bin:/bin:/usr/local/sbin:/usr/sbin:/usr/local/llvm/3.1/cmake_release_build/bin:/opt/mips_linux_toolchain/bin:/usr/local/llvm/3.1/cmake_release_build/bin:/opt/mips_linux_toolchain/bin:/home/Gamma/.local/bin:/home/Gamma/bin: No such file or directory
[Gamma@localhost cmake_release_build]$
```

Figure 2.24: Setup llvm command path



The terminal window shows the following command sequence:

```
Gamma@localhost:/usr/local/llvm/3.1.test/cpu0/1
File Edit View Search Terminal Help
[Gamma@localhost 1]$ pwd
/usr/local/llvm/3.1.test/cpu0/1
[Gamma@localhost 1]$ cp -rf /usr/local/llvm/3.1/src .
[Gamma@localhost 1]$ cp -rf /home/Gamma/Gamma_flash/LLVMBackendTutorial/src_files_modify/src .
[Gamma@localhost 1]$ cd src/lib/Target/
[Gamma@localhost Target]$ ls
ARM      Makefile      PTX      TargetInstrInfo.cpp      TargetMachine.cpp
CellSPU  Mangler.cpp  README.txt  TargetIntrinsicInfo.cpp  TargetRegisterInfo.cpp
CMakeLists.txt  MBBlaze  Sparc      TargetJITInfo.cpp      TargetSubtargetInfo.cpp
CppBackend  Mips      Target.cpp  TargetLibraryInfo.cpp  X86
Hexagon   MSP430     TargetData.cpp  TargetLoweringObjectFile.cpp  XCore
LLVMBuild.txt  PowerPC  TargetELFWriterInfo.cpp  TargetMachineC.cpp
[Gamma@localhost Target]$ cp -rf /home/Gamma/Gamma_flash/LLVMBackendTutorial/1/Cpu0 .
[Gamma@localhost Target]$ ls
ARM      LLVMBuild.txt  PowerPC  TargetELFWriterInfo.cpp  TargetMachineC.cpp
CellSPU  Makefile      PTX      TargetInstrInfo.cpp      TargetMachine.cpp
CMakeLists.txt  Mangler.cpp  README.txt  TargetIntrinsicInfo.cpp  TargetRegisterInfo.cpp
CppBackend  MBBlaze  Sparc      TargetJITInfo.cpp      TargetSubtargetInfo.cpp
Cpu0      Mips      Target.cpp  TargetLibraryInfo.cpp  X86
Hexagon   MSP430     TargetData.cpp  TargetLoweringObjectFile.cpp  XCore
[Gamma@localhost Target]$ cd ../../
[Gamma@localhost 1]$ cd src/
[Gamma@localhost src]$ grep -R "Cpu0" .|more
./CMakeLists.txt: Cpu0
./lib/Target/LLVMBuild.txt:subdirectories = ARM CellSPU CppBackend Hexagon MBBlaze MSP430 Mips Cpu0 PTX PowerPC Sparc X86 XCore
./lib/Target/Cpu0/CMakeLists.txt:# Our td all in Cpu0.td, Cpu0RegisterInfo.td and Cpu0InstrInfo.td included in Cpu0.td
./lib/Target/Cpu0/CMakeLists.txt:set(LLVM_TARGET_DEFINITIONS Cpu0.td)
./lib/Target/Cpu0/CMakeLists.txt:# Generate Cpu0GenRegisterInfo.inc and Cpu0GenInstrInfo.inc which included by your hand code C++ files.
./lib/Target/Cpu0/CMakeLists.txt:# Cpu0GenRegisterInfo.inc came from Cpu0RegisterInfo.td, Cpu0GenInstrInfo.inc came from Cpu0InstrInfo.td.
./lib/Target/Cpu0/CMakeLists.txt:tablegen(LLVM Cpu0GenRegisterInfo.inc -gen-register-info)
./lib/Target/Cpu0/CMakeLists.txt:tablegen(LLVM Cpu0GenInstrInfo.inc -gen-instr-info)
./lib/Target/Cpu0/CMakeLists.txt:tablegen(LLVM Cpu0GenSubtargetInfo.inc -gen-subtarget)
./lib/Target/Cpu0/CMakeLists.txt:# Cpu0CommonTableGen must be defined
./lib/Target/Cpu0/CMakeLists.txt:add_public_tablegen_target(Cpu0CommonTableGen)
./lib/Target/Cpu0/CMakeLists.txt:# Cpu0CodeGen should match with LLVMBuild.txt Cpu0CodeGen
./lib/Target/Cpu0/CMakeLists.txt:add_llvm_target(Cpu0CodeGen)
./lib/Target/Cpu0/CMakeLists.txt: Cpu0TargetMachine.cpp
./lib/Target/Cpu0/Cpu0TargetMachine.cpp://---- Cpu0TargetMachine.cpp - Define TargetMachine for Cpu0 -----
=====/
./lib/Target/Cpu0/Cpu0TargetMachine.cpp:// Implements the info about Cpu0 target spec.
./lib/Target/Cpu0/Cpu0TargetMachine.cpp:extern "C" void LLVMInitializeCpu0Target() {
./lib/Target/Cpu0/Cpu0InstrFormats.td://---- Cpu0InstrFormats.td - Cpu0 Instruction Formats -----*-
=====/
./lib/Target/Cpu0/Cpu0InstrFormats.td:// Generic Cpu0 Format
[Gamma@localhost src]$ rm -rf tools/clang/
```


Figure 2.25: Create llvm 3.1 debug copy

```
-- Check for working CXX compiler: /usr/local/llvm/3.1/cmake_release_build/bin/c
lang++
-- works
-- Detecting CXX compiler ABI info
-- Detecting CXX compiler ABI info - done ...
-- Targeting Mips
-- Targeting Cpu0
-- Targeting MBBlaze
-- Targeting MSP430
-- Targeting PowerPC
-- Targeting PTX
-- Targeting Sparc
-- Targeting X86
-- Targeting XCore
-- Configuring done
-- Generating done
-- Build files have been written to: /usr/local/llvm/3.1.test/cpu0/1/cmake_debug
_build
[Gamma@localhost cmake_debug_build]$
```

Then do make as follows,

```
[Gamma@localhost cmake_debug_build]$ make
Scanning dependencies of target LLVMSupport
[ 0%] Building CXX object lib/Support/CMakeFiles/LLVMSupport.dir/APFloat.cpp.o
[ 0%] Building CXX object lib/Support/CMakeFiles/LLVMSupport.dir/APInt.cpp.o
[ 0%] Building CXX object lib/Support/CMakeFiles/LLVMSupport.dir/APSInt.cpp.o
[ 0%] Building CXX object lib/Support/CMakeFiles/LLVMSupport.dir/Allocator.cpp.o
[ 1%] Building CXX object lib/Support/CMakeFiles/LLVMSupport.dir/BlockFrequency.
cpp.o ...
Linking CXX static library ../../lib/libgtest.a
[100%] Built target gtest
Scanning dependencies of target gtest_main
[100%] Building CXX object utils/unittest/CMakeFiles/gtest_main.dir/UnitTestMain
/
TestMain.cpp.o Linking CXX static library ../../lib/libgtest_main.a
[100%] Built target gtest_main
[Gamma@localhost cmake_debug_build]$
```

Now, we are ready for the cpu0 backend development. We can run gdb debug as follows. If your setting has anything about gdb errors, please follow the errors indication (maybe need to download gdb again). Finally, try gdb as *Debug llvm cpu0 backend by gdb*.



```
Gamma@localhost:~/Gamma_flash/LLVMBackendTutorial/InputFiles
File Edit View Search Terminal Help
[Gamma@localhost InputFiles]$ gdb -args /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build
/bin/llc -march=cpu0 -relocation-model=pic -filetype=asm ch3_3.bc -o ch3_3.cpu0.s
GNU gdb (GDB) Fedora (7.4.50.20120120-50.fc17)
Copyright (C) 2012 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law. Type "show copying"
and "show warranty" for details.
This GDB was configured as "x86_64-redhat-linux-gnu".
For bug reporting instructions, please see:
<http://www.gnu.org/software/gdb/bugs/>...
Reading symbols from /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/llc...done.
(gdb) break Cpu0TargetInfo.cpp:18
Breakpoint 1 at 0xd625c1: file /usr/local/llvm/3.1.test/cpu0/1/src/lib/Target/Cpu0/Target
Info/Cpu0TargetInfo.cpp, line 18.
(gdb) run
Starting program: /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/llc -march=cpu0 -
relocation-model=pic -filetype=asm ch3_3.bc -o ch3_3.cpu0.s
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".

Breakpoint 1, LLVMInitializeCpu0TargetInfo ()
  at /usr/local/llvm/3.1.test/cpu0/1/src/lib/Target/Cpu0/TargetInfo/Cpu0TargetInfo.cpp:
19
19          /*HasJIT=*/true> X(TheCpu0Target, "cpu0", "Cpu0");
(gdb) next
22          /*HasJIT=*/true> Y(TheCpu0elTarget, "cpu0el", "Cpu0el");
(gdb) print X
$1 = {<No data fields>}
(gdb) quit
A debugging session is active.

Inferior 1 [process 23572] will be killed.

Quit anyway? (y or n) y
[Gamma@localhost InputFiles]$
```

Figure 2.26: Debug llvm cpu0 backend by gdb

# CPU0 INSTRUCTION AND LLVM TARGET DESCRIPTION

In this chapter, I show you the cpu0 instruction format first. Next, I introduce the llvm structure by copy and paste the related article from llvm web site. After that I will show you how to write register and instruction definitions (Target Description File) which will be used in next chapter.

## 3.1 CPU0 processor architecture

I copy and redraw figures in english in this section. This web site is chinese version and here is [english version](#).

### 3.1.1 Brief introduction

CPU0 is a 32-bit processor which has registers R0 .. R15, IR, MAR, MDR, etc., and its structure is shown below.

Uses of each register as follows:

### 3.1.2 Instruction Set for CPU0

The CPU0 instruction divided into three types, L-type usually load the saved instruction, A-type arithmetic instruction-based J-type usually jump instruction, the following figure shows the three types of instruction encoding format.

The following is the CPU0 processor's instruction table format

In the second edition of CPU0\_v2 we fill the following command:

### 3.1.3 Status register

CPU0 status register contains the state of the N, Z, C, V, and I, T and other interrupt mode bit. Its structure is shown below.

When CMP Ra, Rb instruction execution, the state flag will thus change.

If  $Ra > Rb$ , then the setting state of  $N = 0, Z = 0$ . If  $Ra < Rb$ , it will set the state of  $N = 1, Z = 0$ . If  $Ra = Rb$ , then the setting state of  $N = 0, Z = 1$ .

So conditional jump the JGT, JLT, JGE, JLE, JEQ, JNE instruction jumps N, Z flag in the status register.




Figure 3.1: The structure of the processor of CPU0

IR	Instruction register
R0	Constant registers, its value is always 0.
R1 ~ R11	General-purpose registers.
R12	Status register (Status Word: SW)
R13	Stack pointer register (Stack Pointer: SP)
R14	Link register (Link Register: LR)
R15	Program counter (Program Counter: PC)
MAR	Address register (Memory Address Register)
MDR	Data register (Memory Data Register)

Figure 3.2: Cpu0 registers table




Figure 3.3: CPU0 three instruction formats

### 3.1.4 The execution of the instruction step

CPU0 has three stage pipeline: Instruction fetch, Decode and Execution.

#### Todo

Incorrect display 1. Instruction fech 1. Decode 1. Execute

1. Instruction fetch
  - Action 1. The instruction fetch:  $IR = [PC]$
  - Action 2. Update program counter:  $PC = PC + 4$
1. Decode
  - Action 3. Decode: Control unit decodes IR, then set data flow switch and ALU operation mode.
1. Execute
  - Action 4. Execute: Data flow into ALU. After ALU done the operation, the result stored back into destination register.

### 3.1.5 Replace ldi instruction by addiu instruction

I have recognized the ldi instruction is a bad design and replace it with mips instruction addiu. The reason I replace ldi with addiu is that ldi use only one register even though ldi is L type format and has two registers, as [Cpu0 ldi instruction](#). Mips addiu which allow programmer to do load constant to register like ldi, and add constant to a register. So, it's powerful and fully contains the ldi ability. These two instructions format as [Cpu0 ldi instruction](#) and [Mips addiu instruction format](#).

From [Cpu0 ldi instruction](#) and [Mips addiu instruction format](#), you can find ldi \$Ra, 5 can be replaced by addiu \$Ra, \$zero, 5. And more, addiu can do addiu \$Ra, \$Rb, 5 which add \$Rb and 5 then save to \$Ra, but ldi cannot. As a cpu design, it's common to redesign CPU instruction when find a better solution during design the compiler backend for that CPU. So, I add addiu instruction to cpu0. The cpu0 is my brother's work, I will find time to talk with him.

type	format	instruction	OP	meaning	syntax	semantic
Load / Store	L	LD <sup>1</sup>	00	Load word	LD Ra, [Rb+Cx]	Ra $\leftarrow$ [Rb+Cx]
	L	ST	01	Store word	ST Ra, [Rb+Cx]	Ra $\rightarrow$ [Rb+Cx]
	L	LDB	02	Load byte	LDB Ra, [Rb+Cx]	Ra $\leftarrow$ (byte)[Rb+Cx]
	L	STB	03	Store byte	STB Ra, [Rb+Cx]	Ra $\rightarrow$ (byte)[Rb+Cx]
	A	LDR	04	LD (register version)	LDR Ra, [Rb+Rc]	Ra $\rightarrow$ (byte)[Rb+Rc]
	A	STR	05	LD (register version)	STR Ra, [Rb+Rc]	Ra $\rightarrow$ [Rb+Rc]
	A	LBR	06	LDB (register version)	LBR Ra, [Rb+Rc]	Ra $\leftarrow$ (byte)[Rb+Rc]
	A	SBR	07	STB (register version)	SBR Ra, [Rb+Rc]	Ra $\rightarrow$ (byte)[Rb+Rc]
	L	LDI	08	Load immediate	LDI Ra, Cx	Ra $\leftarrow$ Cx
Mathematic	A	CMP <sup>2</sup>	10	Compare	CMP Ra, Rb	SW $\leftarrow$ Ra $\geqslant$ Rb
	A	MOV	12	Move	MOV Ra, Rb	Ra $\leftarrow$ Rb
	A	ADD	13	Add	ADD Ra, Rb, Rc	Ra $\leftarrow$ Rb + Rc
	A	SUB	14	Subtract	SUB Ra, Rb, Rc	Ra $\leftarrow$ Rb - Rc
	A	MUL	15	Multiply	MUL Ra, Rb, Rc	Ra $\leftarrow$ Rb * Rc
	A	DIV	16	Divide	DIV Ra, Rb, Rc	Ra $\leftarrow$ Rb / Rc
	A	AND	18	And	AND Ra, Rb, Rc	Ra $\leftarrow$ Rb and Rc
	A	OR	19	Or	OR Ra, Rb, Rc	Ra $\leftarrow$ Rb or Rc
	A	XOR	1A	Exclusive Or	XOR Ra, Rb, Rc	Ra $\leftarrow$ Rb xor Rc
	A	ROL <sup>3</sup>	1C	Rotate Left	ROL Ra, Rb, Cx	Ra $\leftarrow$ Rb rol Cx
	A	ROR	1D	Rotate Right	ROR Ra, Rb, Cx	Ra $\leftarrow$ Rb ror Cx
	A	SHL	1E	Shift Left	SHL Ra, Rb, Cx	Ra $\leftarrow$ Rb << Cx
	A	SHR	1F	Shift Right	SHR Ra, Rb, Cx	Ra $\leftarrow$ Rb >> Cx
Jump	J	JEQ	20	Jump (=)	JEQ Cx	if SW(=) PC $\leftarrow$ PC + Cx
	J	JNE	21	Jump (!=)	JNE Cx	if SW(=) PC $\leftarrow$ PC + Cx
	J	JLT	22	Jump (<)	JLT Cx	if SW(=) PC $\leftarrow$ PC + Cx
	J	JGT	23	Jump (>)	JGT Cx	if SW(=) PC $\leftarrow$ PC + Cx
	J	JLE	24	Jump (<=)	JLE Cx	if SW(=) PC $\leftarrow$ PC + Cx
	J	JGE	25	Jump (>=)	JGE Cx	if SW(=) PC $\leftarrow$ PC + Cx
	J	JMP	26	Jump (unconditional)	JMP Cx	PC $\leftarrow$ PC + Cx
	J	SWI	2A	Software Interrupt	SWI Cx	LR $\leftarrow$ PC; PC $\leftarrow$ Cx
	J	JSUB	2B	Jump Subroutine	JSUB Cx	LR $\leftarrow$ PC; PC $\leftarrow$ PC + Cx
	J	RET	2C	Return	RET	PC $\leftarrow$ LR
	A	PUSH	30	Push word	PUSH Ra	SP-=4; [SP] = Ra;
Push / Pop	A	POP	31	Pop word	POP Ra	Ra = [SP]; SP+=4;
	A	PUSHB	32	Push byte	PUSHB Ra	SP==; [SP] = Ra; (byte)
	A	POPB	33	Pop byte	POPB Ra	Ra = [SP]; SP++; (byte)

Figure 3.4: CPU0 instruction table

Type	Format	Instruction	OP	Explain	Grammar	Semantic
Floating point operation	A	FADD	41	Floating-point addition	FADD Ra, Rb, Rc	$Ra = Rb + Rc$
Floating point operation	A	FSUB	42	Floating-point subtraction	FSUB Ra, Rb, Rc	$Ra = Rb - Rc$
Floating point operation	A	FMUL	43	Floating-point multiplication	FMUL Ra, Rb, Rc	$Ra = Rb * Rc$
Floating point operation	A	FADD	44	Floating-point division	FDIV Ra, Rb, Rc	$Ra = Rb / Rc$
Interrupt handling	J	IRET	2D	Interrupt return	IRET	$PC = LR; INT 0$

Figure 3.5: CPU0\_v2 instruction table




Figure 3.6: CPU0 status register




Figure 3.7: Cpu0 ldi instruction

**ADDIU****Add Immediate Unsigned****ADDIU**

31	26 25	21 20	16 15	0
	ADDIU 0 0 1 0 0 1	rs	rt	immediate
6	5	5	16	

**Format:**

ADDIU rt, rs, immediate

**Description:**

The 16-bit *immediate* is sign-extended and added to the contents of general register *rs* to form the result. The result is placed into general register *rt*. No integer overflow exception occurs under any circumstances. In 64-bit mode, the operand must be valid sign-extended, 32-bit values.

The only difference between this instruction and the ADDI instruction is that ADDIU never causes an overflow exception.

**Operation:**

32 T:  $GPR[rt] \leftarrow GPR[rs] + (\text{immediate}_{15})^{16} \parallel \text{immediate}_{15...0}$

64 T:  $\begin{aligned} \text{temp} &\leftarrow GPR[rs] + (\text{immediate}_{15})^{48} \parallel \text{immediate}_{15...0} \\ GPR[rt] &\leftarrow (\text{temp}_{31})^{32} \parallel \text{temp}_{31...0} \end{aligned}$

**Exceptions:**

None

Figure 3.8: Mips addiu instruction format

## 3.2 LLVM structure

Following came from [AOSA](#).

The most popular design for a traditional static compiler (like most C compilers) is the three phase design whose major components are the front end, the optimizer and the back end ([Tree major components of a Three Phase Compiler](#)). The front end parses source code, checking it for errors, and builds a language-specific Abstract Syntax Tree (AST) to represent the input code. The AST is optionally converted to a new representation for optimization, and the optimizer and back end are run on the code.



Figure 3.9: Tree major components of a Three Phase Compiler

The optimizer is responsible for doing a broad variety of transformations to try to improve the code's running time, such as eliminating redundant computations, and is usually more or less independent of language and target. The back end (also known as the code generator) then maps the code onto the target instruction set. In addition to making correct code, it is responsible for generating good code that takes advantage of unusual features of the supported architecture. Common parts of a compiler back end include instruction selection, register allocation, and instruction scheduling.

This model applies equally well to interpreters and JIT compilers. The Java Virtual Machine (JVM) is also an implementation of this model, which uses Java bytecode as the interface between the front end and optimizer.

The most important win of this classical design comes when a compiler decides to support multiple source languages or target architectures. If the compiler uses a common code representation in its optimizer, then a front end can be written for any language that can compile to it, and a back end can be written for any target that can compile from it, as shown in [Retargetability](#).




Figure 3.10: Retargetability

With this design, porting the compiler to support a new source language (e.g., Algol or BASIC) requires implementing a new front end, but the existing optimizer and back end can be reused. If these parts weren't separated, implementing a new source language would require starting over from scratch, so supporting  $N$  targets and  $M$  source languages would need  $N \times M$  compilers.

Another advantage of the three-phase design (which follows directly from retargetability) is that the compiler serves a broader set of programmers than it would if it only supported one source language and one target. For an open source project, this means that there is a larger community of potential contributors to draw from, which naturally leads to more enhancements and improvements to the compiler. This is the reason why open source compilers that serve many communities (like GCC) tend to generate better optimized machine code than narrower compilers like FreePASCAL. This isn't the case for proprietary compilers, whose quality is directly related to the project's budget. For example, the Intel ICC Compiler is widely known for the quality of code it generates, even though it serves a narrow audience.

A final major win of the three-phase design is that the skills required to implement a front end are different than those required for the optimizer and back end. Separating these makes it easier for a “front-end person” to enhance and maintain their part of the compiler. While this is a social issue, not a technical one, it matters a lot in practice, particularly for open source projects that want to reduce the barrier to contributing as much as possible.

The most important aspect of its design is the LLVM Intermediate Representation (IR), which is the form it uses to represent code in the compiler. LLVM IR is designed to host mid-level analyses and transformations that you find in the optimizer section of a compiler. It was designed with many specific goals in mind, including supporting lightweight runtime optimizations, cross-function/interprocedural optimizations, whole program analysis, and aggressive restructuring transformations, etc. The most important aspect of it, though, is that it is itself defined as a first class language with well-defined semantics. To make this concrete, here is a simple example of a .ll file:

```
define i32 @add1(i32 %a, i32 %b) {
entry:
  %tmp1 = add i32 %a, %b
  ret i32 %tmp1
}
define i32 @add2(i32 %a, i32 %b) {
entry:
  %tmp1 = icmp eq i32 %a, 0
  br i1 %tmp1, label %done, label %recurse
recurse:
  %tmp2 = sub i32 %a, 1
  %tmp3 = add i32 %b, 1
  %tmp4 = call i32 @add2(i32 %tmp2, i32 %tmp3)
  ret i32 %tmp4
done:
  ret i32 %b
}
This LLVM IR corresponds to this C code, which provides two different ways to
add integers:
unsigned add1(unsigned a, unsigned b) {
    return a+b;
}
// Perhaps not the most efficient way to add two numbers.
unsigned add2(unsigned a, unsigned b) {
    if (a == 0) return b;
    return add2(a-1, b+1);
}
```

As you can see from this example, LLVM IR is a low-level RISC-like virtual instruction set. Like a real RISC instruction set, it supports linear sequences of simple instructions like add, subtract, compare, and branch. These instructions are in three address form, which means that they take some number of inputs and produce a result in a different register. LLVM IR supports labels and generally looks like a weird form of assembly language.

Unlike most RISC instruction sets, LLVM is strongly typed with a simple type system (e.g., i32 is a 32-bit integer, i32\*\* is a pointer to pointer to 32-bit integer) and some details of the machine are abstracted away. For example, the calling convention is abstracted through call and ret instructions and explicit arguments. Another significant difference from machine code is that the LLVM IR doesn't use a fixed set of named registers, it uses an infinite set of temporaries named with a % character.

Beyond being implemented as a language, LLVM IR is actually defined in three isomorphic forms: the textual format above, an in-memory data structure inspected and modified by optimizations themselves, and an efficient and dense on-disk binary “bitcode” format. The LLVM Project also provides tools to convert the on-disk format from text to binary: `llvm-as` assembles the textual `.ll` file into a `.bc` file containing the bitcode goop and `llvm-dis` turns a `.bc` file into a `.ll` file.

The intermediate representation of a compiler is interesting because it can be a “perfect world” for the compiler optimizer: unlike the front end and back end of the compiler, the optimizer isn’t constrained by either a specific source language or a specific target machine. On the other hand, it has to serve both well: it has to be designed to be easy for a front end to generate and be expressive enough to allow important optimizations to be performed for real targets.

### 3.3 Target Description `td`

The “mix and match” approach allows target authors to choose what makes sense for their architecture and permits a large amount of code reuse across different targets. This brings up another challenge: each shared component needs to be able to reason about target specific properties in a generic way. For example, a shared register allocator needs to know the register file of each target and the constraints that exist between instructions and their register operands. LLVM’s solution to this is for each target to provide a target description in a declarative domain-specific language (a set of `.td` files) processed by the `tblgen` tool. The (simplified) build process for the x86 target is shown in [Simplified x86 Target Definition](#).




Figure 3.11: Simplified x86 Target Definition

The different subsystems supported by the `.td` files allow target authors to build up the different pieces of their target. For example, the x86 back end defines a register class that holds all of its 32-bit registers named “GR32” (in the `.td` files, target specific definitions are all caps) like this:

```
def GR32 : RegisterClass<[i32], 32,
[EAX, ECX, EDX, ESI, EDI, EBX, EBP, ESP,
R8D, R9D, R10D, R11D, R14D, R15D, R12D, R13D]> { ... }
```

### 3.4 Write td (Target Description)

The LLVM using .td file (Target Description) to describe register and instruction format. After finish the .td files, LLVM can generate C++ files (\*.inc) by llvm-tblgen tools. The \*.inc file is a text file (C++ file) with table driven in concept. <http://llvm.org/docs/TableGenFundamentals.html> is the web site.

Every back end has a target td which define it's own target information. Td is like C++ in syntax. For example we have Cpu0.td as follows,

```
===== Cpu0.td - Describe the Cpu0 Target Machine -----* tablegen -*=====//  
//  
//  
//  
// This file is distributed under the University of Illinois Open Source  
// License. See LICENSE.TXT for details.  
//  
//=====-----=====//  
// This is the top level entry point for the Cpu0 target.  
//=====-----=====//  
//=====-----=====//  
// Target-independent interfaces  
//=====-----=====//  
  
include "llvm/Target/Target.td"  
//=====-----=====//  
// Register File, Calling Conv, Instruction Descriptions  
//=====-----=====//  
  
include "Cpu0RegisterInfo.td"  
include "Cpu0Schedule.td"  
include "Cpu0InstrInfo.td"  
  
def Cpu0InstrInfo : InstrInfo;  
  
def Cpu0 : Target {
```

The registers td named Cpu0RegisterInfo.td included by Cpu0.td defined as follows,

```

// Cpu0RegisterInfo.td
//=====
// Declarations that describe the CPU0 register file
//=====
// We have banks of 16 registers each.
class Cpu0Reg<string n> : Register<n> {
    field bits<4> Num;
    let Namespace = "Cpu0";
}

// Cpu0 CPU Registers
class Cpu0GPRReg<bits<4> num, string n> : Cpu0Reg<n> {
    let Num = num;
}
//=====
// Registers

```

```

//=====
let Namespace = "Cpu0" in {
    // General Purpose Registers
    def ZERO : Cpu0GPRReg< 0, "ZERO">, DwarfRegNum<[0]>;
    def AT : Cpu0GPRReg< 1, "AT">, DwarfRegNum<[1]>;
    def V0 : Cpu0GPRReg< 2, "2">, DwarfRegNum<[2]>;
    def V1 : Cpu0GPRReg< 3, "3">, DwarfRegNum<[3]>;
    def A0 : Cpu0GPRReg< 4, "4">, DwarfRegNum<[6]>;
    def A1 : Cpu0GPRReg< 5, "5">, DwarfRegNum<[7]>;
    def T9 : Cpu0GPRReg< 6, "6">, DwarfRegNum<[6]>;
    def S0 : Cpu0GPRReg< 7, "7">, DwarfRegNum<[7]>;
    def S1 : Cpu0GPRReg< 8, "8">, DwarfRegNum<[8]>;
    def S2 : Cpu0GPRReg< 9, "9">, DwarfRegNum<[9]>;
    def GP : Cpu0GPRReg< 10, "GP">, DwarfRegNum<[10]>;
    def FP : Cpu0GPRReg< 11, "FP">, DwarfRegNum<[11]>;
    def SW : Cpu0GPRReg< 12, "SW">, DwarfRegNum<[12]>;
    def SP : Cpu0GPRReg< 13, "SP">, DwarfRegNum<[13]>;
    def LR : Cpu0GPRReg< 14, "LR">, DwarfRegNum<[14]>;
    def PC : Cpu0GPRReg< 15, "PC">, DwarfRegNum<[15]>;
    // def MAR : Cpu0GPRReg< 16, "MAR">, DwarfRegNum<[16]>;
    // def MDR : Cpu0GPRReg< 17, "MDR">, DwarfRegNum<[17]>;
}
//=====
// Register Classes
//=====
def CPUREgs : RegisterClass<"Cpu0", [i32], 32, (add
    // Return Values and Arguments
    V0, V1, A0, A1,
    // Not preserved across procedure calls
    T9,
    // Callee save
    S0, S1, S2,
    // Reserved
    ZERO, AT, GP, FP, SW, SP, LR, PC)>;

```

In C++ the data layout is declared by class. Declaration tells the variable layout; definition allocates memory for the variable. For example,

```

class Date {           // declare Date
    int year, month, day;
};
Date date;           // define(instance) date

```

Just like C++ class, the keyword “class” is used for declaring data structure layout. Cpu0Reg<string n> declare a derived class from Register<n> which is declared by llvm already, and the n is the argument which type is string. In addition to Register class fields, Cpu0Reg add a new field Num of type 4 bits. Namespace same as C++’s namespace. “Def” is used by define(instance) a concrete variable.

As above, we define a ZERO register which type is Cpu0GPRReg, it’s field Num is 0 (4 bits) and field n is “ZERO” (declared in Register class). Note the use of “let” expressions to override values that are initially defined in a superclass. For example, let Namespace = “Cpu0” in class Cpu0Reg of our example, will override Namespace declared in Register class. We also define CPUREgs is a variable for type of RegisterClass, where the RegisterClass is llvm built-in class. The RegisterClass type is a set/group of Register, so we define a set of Register in CPUREgs variable.

I named the instructions td as Cpu0InstrInfo.td which contents as follows,

```

===== Cpu0InstrInfo.td - Target Description for Cpu0 Target -*- tablegen -*- //-
//                                         The LLVM Compiler Infrastructure

```

```

// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
// -----
// This file contains the Cpu0 implementation of the TargetInstrInfo class.
// -----
// Instruction format superclass
// -----
// include "Cpu0InstrFormats.td"
// -----
// Cpu0 profiles and nodes
// -----
def SDT_Cpu0Ret      : SDTypeProfile<0, 1, [SDTCisInt<0>]>;
// Return
def Cpu0Ret : SDNode<"Cpu0ISD::Ret", SDT_Cpu0Ret, [SDNPHasChain,
                                              SDNPOptInGlue]>;
// -----
// Cpu0 Operand, Complex Patterns and Transformations Definitions.
// -----
def simm16      : Operand<i32> {
    let DecoderMethod= "DecodeSimm16";
}
// Address operand
def mem : Operand<i32> {
    let PrintMethod = "printMemOperand";
    let MIOOperandInfo = (ops CPUREgs, simm16);
    let EncoderMethod = "getMemEncoding";
}
// Node immediate fits as 16-bit sign extended on target immediate.
// e.g. addiu
def immSExt16  : PatLeaf<(imm), [{ return isInt<16>(N->getSExtValue()); }]>;
// Cpu0 Address Mode! SDNode frameindex could possibly be a match
// since load and store instructions from stack used it.
def addr : ComplexPattern<iPTR, 2, "SelectAddr", [frameindex], [SDNPWantParent]>
;

// -----
// Pattern fragment for load/store
// -----
class AlignedLoad<PatFrag Node> :
    PatFrag<(ops node:$ptr), (Node node:$ptr), [{{
        LoadSDNode *LD = cast<LoadSDNode>(N);
        return LD->getMemoryVT().getSizeInBits()/8 <= LD->getAlignment();
    }}>;
class AlignedStore<PatFrag Node> :
    PatFrag<(ops node:$val, node:$ptr), (Node node:$val, node:$ptr), [{{
        StoreSDNode *SD = cast<StoreSDNode>(N);
        return SD->getMemoryVT().getSizeInBits()/8 <= SD->getAlignment();
    }}>;
// Load/Store PatFrgs.
def load_a       : AlignedLoad<load>;
def store_a     : AlignedStore<store>;
// -----

```

```

// Instructions specific format
//=====
// Arithmetic and logical instructions with 2 register operands.
class ArithLogicI<bits<8> op, string instr_asm, SDNode OpNode,
    Operand Od, PatLeaf imm_type, RegisterClass RC> :
    FL<op, (outs RC:$ra), (ins RC:$rb, Od:$imm16),
    !strconcat(instr_asm, "\t$ra, $rb, $imm16"),
    [(set RC:$ra, (OpNode RC:$rb, imm_type:$imm16))], IIAlu> {
    let isReMaterializable = 1;
}

// Move immediate imm16 to register ra.
class MoveImm<bits<8> op, string instr_asm, SDNode OpNode,
    Operand Od, PatLeaf imm_type, RegisterClass RC> :
    FL<op, (outs RC:$ra), (ins RC:$rb, Od:$imm16),
    !strconcat(instr_asm, "\t$ra, $imm16"),
    [(set RC:$ra, (OpNode RC:$rb, imm_type:$imm16))], IIAlu> {
    let rb = 0;
    let isReMaterializable = 1;
}

class FMem<bits<8> op, dag outs, dag ins, string asmstr, list<dag> pattern,
    InstrItinClass itin>: FL<op, outs, ins, asmstr, pattern, itin> {
    bits<20> addr;
    let Inst{19-16} = addr{19-16};
    let Inst{15-0} = addr{15-0};
    let DecoderMethod = "DecodeMem";
}

// Memory Load/Store
let canFoldAsLoad = 1 in
class LoadM<bits<8> op, string instr_asm, PatFrag OpNode, RegisterClass RC,
    Operand MemOpnd, bit Pseudo>:
    FMem<op, (outs RC:$ra), (ins MemOpnd:$addr),
    !strconcat(instr_asm, "\t$ra, $addr"),
    [(set RC:$ra, (OpNode addr:$addr))], IILoad> {
    let isPseudo = Pseudo;
}
class StoreM<bits<8> op, string instr_asm, PatFrag OpNode, RegisterClass RC,
    Operand MemOpnd, bit Pseudo>:
    FMem<op, (outs), (ins RC:$ra, MemOpnd:$addr),
    !strconcat(instr_asm, "\t$ra, $addr"),
    [(OpNode RC:$ra, addr:$addr)], IISStore> {
    let isPseudo = Pseudo;
}
// 32-bit load.
multiclass LoadM32<bits<8> op, string instr_asm, PatFrag OpNode,
    bit Pseudo = 0> {
    def #NAME# : LoadM<op, instr_asm, OpNode, CPURegs, mem, Pseudo>;
}
// 32-bit store.
multiclass StoreM32<bits<8> op, string instr_asm, PatFrag OpNode,
    bit Pseudo = 0> {
    def #NAME# : StoreM<op, instr_asm, OpNode, CPURegs, mem, Pseudo>;
}
//=====
// Instruction definition
//=====

```

```

//=====//
// Cpu0I Instructions
//=====//
/// Load and Store Instructions
/// aligned
defm LW      : LoadM32<0x00, "lw", load_a>;
defm ST      : StoreM32<0x01, "st", store_a>;

/// Arithmetic Instructions (ALU Immediate)
//def LDI      : MoveImm<0x08, "ldi", add, simm16, immSExt16, CPURegs>;
// add defined in include/llvm/Target/TargetSelectionDAG.td, line 315 (def add).
def ADDiu   : ArithLogicI<0x09, "addiu", add, simm16, immSExt16, CPURegs>;

let isReturn=1, isTerminator=1, hasDelaySlot=1, isCodeGenOnly=1,
    isBarrier=1, hasCtrlDep=1 in
def RET : FJ <0x2C, (outs), (ins CPURegs:$target),
    "ret\t$target", [(Cpu0Ret CPURegs:$target)], IIBranch>;

//=====//
// Arbitrary patterns that map to one or more instructions
//=====//
// Small immediates

def : Pat<(i32 immSExt16:$in),
    (ADDiu ZERO, imm:$in)>;

```

The Cpu0InstrFormats.td is included by Cpu0InstInfo.td as follows,

```

//===== Cpu0InstrFormats.td - Cpu0 Instruction Formats -----*-----// 
// 
//           The LLVM Compiler Infrastructure
// 
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
// 
//=====

//=====//
// Describe CPU0 instructions format
// 
// CPU INSTRUCTION FORMATS
// 
// opcode - operation code.
// ra   - dst reg, only used on 3 reg instr.
// rb   - src reg.
// rc   - src reg (on a 3 reg instr).
// cx   - immediate
// 
//=====

// Format specifies the encoding used by the instruction. This is part of the
// ad-hoc solution used to emit machine instruction encodings by our machine
// code emitter.
class Format<bits<4> val> {
    bits<4> Value = val;
}

def Pseudo    : Format<0>;

```

```

def FrmA      : Format<1>;
def FrmL      : Format<2>;
def FrmJ      : Format<3>;
def FrmFR     : Format<4>;
def FrmFI     : Format<5>;
def FrmOther   : Format<6>; // Instruction w/ a custom format

// Generic Cpu0 Format
class Cpu0Inst<dag outs, dag ins, string asmstr, list<dag> pattern,
               InstrItinClass itin, Format f>: Instruction
{
    field bits<32> Inst;
    Format Form = f;

    let Namespace = "Cpu0";

    let Size = 4;

    bits<8> Opcode = 0;

    // Top 8 bits are the 'opcode' field
    let Inst{31-24} = Opcode;

    let OutOperandList = outs;
    let InOperandList = ins;

    let AsmString = asmstr;
    let Pattern = pattern;
    let Itinerary = itin;

    //
    // Attributes specific to Cpu0 instructions...
    //
    bits<4> FormBits = Form.Value;

    // TSFlags layout should be kept in sync with Cpu0InstrInfo.h.
    let TSFlags{3-0} = FormBits;

    let DecoderNamespace = "Cpu0";

    field bits<32> SoftFail = 0;
}

=====//
// Format A instruction class in Cpu0 : </opcode/ra/rb/rc/cx/>
=====//

class FA<bits<8> op, dag outs, dag ins, string asmstr,
         list<dag> pattern, InstrItinClass itin>:
    Cpu0Inst<outs, ins, asmstr, pattern, itin, FrmA>
{
    bits<4> ra;
    bits<4> rb;
    bits<4> rc;
    bits<12> imm12;

    let Opcode = op;
}

```

```

let Inst{23-20} = ra;
let Inst{19-16} = rb;
let Inst{15-12} = rc;
let Inst{11-0} = imm12;
}

//=====
// Format I instruction class in Cpu0 : </opcode/ra/rb/cx/>
//=====

class FL<bits<8> op, dag outs, dag ins, string asmstr, list<dag> pattern,
           InstrItinClass itin>: Cpu0Inst<outs, ins, asmstr, pattern, itin, FrmL>
{
    bits<4> ra;
    bits<4> rb;
    bits<16> imm16;

    let Opcode = op;

    let Inst{23-20} = ra;
    let Inst{19-16} = rb;
    let Inst{15-0} = imm16;
}

//=====
// Format J instruction class in Cpu0 : </opcode/address/>
//=====

class FJ<bits<8> op, dag outs, dag ins, string asmstr, list<dag> pattern,
           InstrItinClass itin>: Cpu0Inst<outs, ins, asmstr, pattern, itin, FrmJ>
{
    bits<24> addr;

    let Opcode = op;

    let Inst{23-0} = addr;
}

```

ADDiu is class ArithLogicI inherited from FL, can expand and get member value as follows,

```

def ADDiu : ArithLogicI<0x09, "addiu", add, simm16, immSExt16, CPURegs>;

/// Arithmetic and logical instructions with 2 register operands.
class ArithLogicI<bits<8> op, string instr_asm, SDNode OpNode,
                  Operand Od, PatLeaf imm_type, RegisterClass RC> :
    FL<op, (outs RC:$ra), (ins RC:$rb, Od:$imm16),
        !strconcat(instr_asm, "\t$ra, $rb, $imm16"),
        [(set RC:$ra, (OpNode RC:$rb, imm_type:$imm16))], IIAlu> {
    let isReMaterializable = 1;
}

So,
op = 0x09
instr_asm = "addiu"
OpNode = add
Od = simm16
imm_type = immSExt16
RC = CPURegs

```

Expand with FL further,

```

: FL<op, (outs RC:$ra), (ins RC:$rb, Od:$imm16),
  !strconcat(instr_asm, "\t$ra, $rb, $imm16"),
  [(set RC:$ra, (OpNode RC:$rb, imm_type:$imm16))], IIAlu>

class FL<bits<8> op, dag outs, dag ins, string asmstr, list<dag> pattern,
  InstrItinClass itin>: Cpu0Inst<outs, ins, asmstr, pattern, itin, FrmL>
{
  bits<4> ra;
  bits<4> rb;
  bits<16> imm16;

  let Opcode = op;

  let Inst{23-20} = ra;
  let Inst{19-16} = rb;
  let Inst{15-0} = imm16;
}

So,
op = 0x09
outs = CPURegs:$ra
ins = CPURegs:$rb,imm16:$imm16
asmstr = "addiu\t$ra, $rb, $imm16"
pattern = [(set CPURegs:$ra, (add RC:$rb, immSExt16:$imm16))]
itin = IIAlu

Members are,
ra = CPURegs:$ra
rb = CPURegs:$rb
imm16 = imm16:$imm16
Opcode = 0x09;
Inst{23-20} = CPURegs:$ra;
Inst{19-16} = CPURegs:$rb;
Inst{15-0} = imm16:$imm16;
    
```

Expand with Cpu0Inst further,

```

class FL<bits<8> op, dag outs, dag ins, string asmstr, list<dag> pattern,
  InstrItinClass itin>: Cpu0Inst<outs, ins, asmstr, pattern, itin, FrmL>

class Cpu0Inst<dag outs, dag ins, string asmstr, list<dag> pattern,
  InstrItinClass itin, Format f>: Instruction
{
  field bits<32> Inst;
  Format Form = f;

  let Namespace = "Cpu0";

  let Size = 4;

  bits<8> Opcode = 0;

  // Top 8 bits are the 'opcode' field
  let Inst{31-24} = Opcode;

  let OutOperandList = outs;
  let InOperandList = ins;
    
```

```
let AsmString      = asmstr;
let Pattern        = pattern;
let Itinerary      = itin;

// 
// Attributes specific to Cpu0 instructions...
//
bits<4> FormBits = Form.Value;

// TSFlags layout should be kept in sync with Cpu0InstrInfo.h.
let TSFlags{3-0}    = FormBits;

let DecoderNamespace = "Cpu0";

field bits<32> SoftFail = 0;
}

So,
outs = CPUREgs:$ra
ins = CPUREgs:$rb, simm16:$imm16
asmstr = "addiu\t$ra, $rb, $imm16"
pattern = [(set CPUREgs:$ra, (add RC:$rb, immSExt16:$imm16)) ]
itin = IIAlu
f = FrmL

Members are,
Inst{31-24} = 0x09;
OutOperandList = CPUREgs:$ra
InOperandList = CPUREgs:$rb, simm16:$imm16
AsmString = "addiu\t$ra, $rb, $imm16"
Pattern = [(set CPUREgs:$ra, (add RC:$rb, immSExt16:$imm16)) ]
Itinerary = IIAlu

Summary with all members are,
// Inherited from parent like Instruction
Namespace = "Cpu0";
DecoderNamespace = "Cpu0";
Inst{31-24} = 0x08;
Inst{23-20} = CPUREgs:$ra;
Inst{19-16} = CPUREgs:$rb;
Inst{15-0}  = simm16:$imm16;
OutOperandList = CPUREgs:$ra
InOperandList = CPUREgs:$rb, simm16:$imm16
AsmString = "addiu\t$ra, $rb, $imm16"
Pattern = [(set CPUREgs:$ra, (add RC:$rb, immSExt16:$imm16)) ]
Itinerary = IIAlu
// From Cpu0Inst
Opcode = 0x09;
// From FL
ra = CPUREgs:$ra
rb = CPUREgs:$rb
imm16 = simm16:$imm16
```

It's a lousy process. Similarly, LW and ST instruction definition can be expanded in this way. Please notify the Pattern = [(set CPUREgs:\$ra, (add RC:\$rb, immSExt16:\$imm16)) ] which include keyword "add". We will use it in DAG transformations later.

### 3.5 Write cmake file

In Target/Cpu0 directory, we have 2 files CMakeLists.txt and LLVMBuild.txt, contents as follows,

```
# CMakeLists.txt
# Our td all in Cpu0.td, Cpu0RegisterInfo.td and Cpu0InstrInfo.td included in
Cpu0.td
set(LLVM_TARGET_DEFINITIONS Cpu0.td)

# Generate Cpu0GenRegisterInfo.inc and Cpu0GenInstrInfo.inc which include by
# your hand code C++ files.
# Cpu0GenRegisterInfo.inc came from Cpu0RegisterInfo.td, Cpu0GenInstrInfo.inc
# came from Cpu0InstrInfo.td.
tablegen(LLVM Cpu0GenRegisterInfo.inc -gen-register-info)
tablegen(LLVM Cpu0GenInstrInfo.inc -gen-instr-info)

# Used by llc
add_public_tablegen_target(Cpu0CommonTableGen)

# Cpu0CodeGen should match with LLVMBuild.txt Cpu0CodeGen
add_llvm_target(Cpu0CodeGen
  Cpu0TargetMachine.cpp
)
# Should match with "subdirectories = MCTargetDesc TargetInfo" in LLVMBuild.txt
add_subdirectory(TargetInfo)
add_subdirectory(MCTargetDesc)
```

CMakeLists.txt is the make information for cmake, # is comment.

```
;===== ./lib/Target/Cpu0/LLVMBuild.txt -----* Conf -----;
;
; The LLVM Compiler Infrastructure
;
; This file is distributed under the University of Illinois Open Source
; License. See LICENSE.TXT for details.
;
;=====;
;
; This is an LLVMBuild description file for the components in this subdirectory.
;
; For more information on the LLVMBuild system, please see:
;
;   http://llvm.org/docs/LLVMBuild.html
;
;=====;

# Following comments extracted from http://llvm.org/docs/LLVMBuild.html

[common]
subdirectories = MCTargetDesc TargetInfo

[component_0]
# TargetGroup components are an extension of LibraryGroups, specifically for
# defining LLVM targets (which are handled specially in a few places).
type = TargetGroup
# The name of the component should always be the name of the target. (should
# match "def Cpu0 : Target" in Cpu0.td)
name = Cpu0
```

```
# Cpu0 component is located in directory Target/
parent = Target
# Whether this target defines an assembly parser, assembly printer, disassembler
# , and supports JIT compilation. They are optional.
#has_asmparser = 1
#has_asmprinter = 1
#has_disassembler = 1
#has_jit = 1

[component_1]
# component_1 is a Library type and name is Cpu0CodeGen. After build it will in
# lib/libLLVMCpu0CodeGen.a of your build command directory.
type = Library
name = Cpu0CodeGen
# Cpu0CodeGen component(Library) is located in directory Cpu0/
parent = Cpu0
# If given, a list of the names of Library or LibraryGroup components which must
# also be linked in whenever this library is used. That is, the link time
# dependencies for this component. When tools are built, the build system will
# include the transitive closure of all required_libraries for the components
# the tool needs.
required_libraries = CodeGen Core MC Cpu0Desc Cpu0Info SelectionDAG Support Target
# All LLVMBuild.txt in Target/Cpu0 and subdirectory use 'add_to_library_groups =
# Cpu0'
add_to_library_groups = Cpu0
```

LLVMBuild.txt files are written in a simple variant of the INI or configuration file format. Comments are prefixed by # in both files. I explain the setting for these 2 files in comments. Please spend a little time to read it.

Both CMakeLists.txt and LLVMBuild.txt coexist in sub-directories MCTargetDesc and TargetInfo. Their contents indicate they will generate Cpu0Desc and Cpu0Info libraries. After building, you will find three libraries: libLLVMCpu0CodeGen.a, libLLVMCpu0Desc.a and libLLVMCpu0Info.a in lib/ of your build directory. For more details please see [Building LLVM with CMake](#) and [LLVMBuild Guide](#).

## 3.6 Target Registration

You must also register your target with the TargetRegistry, which is what other LLVM tools use to be able to lookup and use your target at runtime. The TargetRegistry can be used directly, but for most targets there are helper templates which should take care of the work for you.

All targets should declare a global Target object which is used to represent the target during registration. Then, in the target's TargetInfo library, the target should define that object and use the RegisterTarget template to register the target. For example, the file TargetInfo/Cpu0TargetInfo.cpp register TheCpu0Target for big endian and TheCpu0elTarget for little endian, as follows.

```
Target llvm::TheCpu0Target, llvm::TheCpu0elTarget;
extern "C" void LLVMInitializeCpu0TargetInfo() {
    RegisterTarget<Triple::cpu0,
        /*HasJIT=*/true> X(TheCpu0Target, "cpu0", "Cpu0");

    RegisterTarget<Triple::cpu0el,
        /*HasJIT=*/true> Y(TheCpu0elTarget, "cpu0el", "Cpu0el");
}
```

Files Cpu0TargetMachine.cpp and MCTargetDesc/Cpu0MCTargetDesc.cpp just define the empty initialize function since we register nothing in them for this moment.

```

extern "C" void LLVMInitializeCpu0Target() {
}

extern "C" void LLVMInitializeCpu0TargetMC() {
}

```

<http://llvm.org/docs/WritingAnLLVMBackend.html#TargetRegistration> for reference.

## 3.7 Build libraries and td

I put my llvm3.1 source code in /usr/local/llvm/3.1/src and have llvm3.1 release-build in /usr/local/llvm/3.1/configure\_release\_build. About how to build llvm, please refer [http://clang.llvm.org/get\\_started.html](http://clang.llvm.org/get_started.html). I made a copy from /usr/local/llvm/3.1/src to /usr/local/llvm/3.1.test/cpu0/1/src for working with my Cpu0 target back end. Sub-directories src is for source code and cmake\_debug\_build is for debug build directory.

Except directory src/lib/Target/Cpu0, there are a couple of files modified to support cpu0 new Target. Please check files in src\_files\_modified/src/. You can search cpu0 without case sensitive to find the modified files by command,

```

[Gamma@localhost cmake_debug_build]$ grep -R -i "cpu0" ../src/
../src/CMakeLists.txt: Cpu0
../src/lib/Target/LLVMBuild.txt:subdirectories = ARM CellSPU CppBackend Hexagon
MBLaze MSP430 Mips Cpu0 PTX PowerPC Sparc X86 XCore ../src/lib/MC/MCEexpr.cpp:
case VK_Cpu0_GPREL: return "GPREL";
...
../src/lib/MC/MCELFStreamer.cpp:     case MCSymbolRefExpr::VK_Cpu0_TLSDG:
...
../src/lib/MC/MCDwarf.cpp: // AT_language, a 4 byte value. We use DW_LANG_Cpu0
_Assembler as the dwarf2
../src/lib/MC/MCDwarf.cpp: // MCOS->EmitIntValue(dwarf::DW_LANG_Cpu0_Assembler,
2);
../src/lib/Support/Triple.cpp: case cpu0:    return "cpu0";
...
../src/include/llvm/Support/ELF.h: EM_LATTICEMICO32 = 138, // RISC processor fo
r Lattice CPU0 architecture
...

```

You can update your llvm working copy by,

```
cp -rf LLVMBackendTutorial/src_files_modified/src/* yourllvm/workingcopy/sourc
edir/.
```

Now, run the cmake and make command to build td (the following cmake command is for my setting),

```

[Gamma@localhost cmake_debug_build]$ cmake -DCMAKE_CXX_COMPILER=clang++ -DCMAKE_
C_COMPILER=clang -DCMAKE_BUILD_TYPE=Debug -G "Unix Makefiles" ../src/
-- Targeting Cpu0
...
-- Targeting XCore
-- Configuring done
-- Generating done
-- Build files have been written to: /usr/local/llvm/3.1.test/cpu0/1/cmake_debug
_build

[Gamma@localhost cmake_debug_build]$ make

```

```
...
[100%] Built target gtest_main
```

After build, you can type command llc --version to find the cpu0 backend,

```
[Gamma@localhost cmake_debug_build]$ /usr/local/llvm/3.1.test/cpu0/1/cmake_debug
_build/bin/llc --version
LLVM (http://llvm.org/):
  LLVM version 3.1svn
  DEBUG build with assertions.
  Built Sep 21 2012 (18:27:58).
  Default target: x86_64-unknown-linux-gnu
  Host CPU: penryn

  Registered Targets:
    arm      - ARM
    cellspu  - STI CBEA Cell SPU [experimental]
    cpp      - C++ backend
    cpu0     - Cpu0
    cpu0el   - Cpu0el
...
```

The “llc -version” can display “cpu0” and “cpu0el” message, because the following code from file Target-Info/Cpu0TargetInfo.cpp what in [section Target Registration](#) we made. List them as follows again,

```
// Cpu0TargetInfo.cpp
Target llvm::TheCpu0Target, llvm::TheCpu0elTarget;

extern "C" void LLVMInitializeCpu0TargetInfo() {
  RegisterTarget<Triple::cpu0,
    /*HasJIT=*/true> X(TheCpu0Target, "cpu0", "Cpu0");

  RegisterTarget<Triple::cpu0el,
    /*HasJIT=*/true> Y(TheCpu0elTarget, "cpu0el", "Cpu0el");
}
```

Now try to do llc command to compile input file ch3.cpp as follows,

```
// ch3.cpp
int main()
{
  return 0;
}
```

First step, compile it with clang and get output ch3.bc as follows,

```
[Gamma@localhost InputFiles]$ clang -c ch3.cpp -emit-llvm -o ch3.bc
```

Next step, transfer bitcode .bc to human readable text format as follows,

```
[Gamma@localhost InputFiles]$ llvm-dis ch3.bc -o ch3.ll
```

```
// ch3.ll
; ModuleID = 'ch3.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f3
2:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:6
4-S128"
target triple = "x86_64-unknown-linux-gnu"

define i32 @main() nounwind uwtable {
```

```
%1 = alloca i32, align 4
store i32 0, i32* %1
ret i32 0
}
```

Now, compile ch3.bc into ch3.cpu0.s, we get the error message as follows,

```
[Gamma@localhost InputFiles]$ /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/
bin/llc -march=cpu0 -relocation-model=pic -filetype=asm ch3.bc -o ch3.cpu0.s
llc: /usr/local/llvm/3.1.test/cpu0/1/src/tools/llc/llc.cpp:456: int main(int, ch
ar **): Assertion `target.get() && "Could not allocate target machine!"' failed.
Stack dump:
0.      Program arguments: /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/llc
-march=cpu0 -relocation-model=pic -filetype=asm ch3.bc -o ch3.cpu0.s
Aborted (core dumped)
```

Currently we just define target td files (Cpu0.td, Cpu0RegisterInfo.td, ...). According to LLVM structure, we need to define our target machine and include those td related files. The error message say we didn't define our target machine.



# BACK END STRUCTURE

I will introduce the back end class inherit tree and class members first. Next, following the back end structure, add individual class implementation in each section. There are compiler knowledge like DAG (Directed-Acyclic-Graph) and instruction selection needed in this chapter. I explain these knowledge just when needed. At the end of this chapter, we will have a back end to compile llvm intermediate code into cpu0 assembly code.

## 4.1 TargetMachine structure

Your back end should define a TargetMachine class, for example, we define the Cpu0TargetMachine class. Cpu0TargetMachine class contains it's own instruction class, frame/stack class, DAG (Directed-Acyclic-Graph) class, and register class. The Cpu0TargetMachine contents as follows,

```
///- TargetMachine.h
class TargetMachine {
    TargetMachine(const TargetMachine &); // DO NOT IMPLEMENT
    void operator=(const TargetMachine &); // DO NOT IMPLEMENT

public:
    // Interfaces to the major aspects of target machine information:
    // -- Instruction opcode and operand information
    // -- Pipelines and scheduling information
    // -- Stack frame information
    // -- Selection DAG lowering information
    //
    virtual const TargetInstrInfo *getInstrInfo() const { return 0; }
    virtual const TargetFrameLowering *getFrameLowering() const { return 0; }
    virtual const TargetLowering *getTargetLowering() const { return 0; }
    virtual const TargetSelectionDAGInfo *getSelectionDAGInfo() const { return 0; }
    virtual const TargetData *getTargetData() const { return 0; }
    ...
    /// getSubtarget - This method returns a pointer to the specified type of
    /// TargetSubtargetInfo. In debug builds, it verifies that the object being
    /// returned is of the correct type.
    template<typename STC> const STC &getSubtarget() const {
        return *static_cast<const STC*>(getSubtargetImpl());
    }
}

///- TargetMachine.h
class LLVMTargetMachine : public TargetMachine {
protected: // Can only create subclasses.
```

```

LLVMTargetMachine(const Target &T, StringRef TargetTriple,
                  StringRef CPU, StringRef FS, TargetOptions Options,
                  Reloc::Model RM, CodeModel::Model CM,
                  CodeGenOpt::Level OL);
    ...
};

class Cpu0TargetMachine : public LLVMTargetMachine {
    Cpu0Subtarget      Subtarget;
    const TargetData   DataLayout; // Calculates type size & alignment
    Cpu0InstrInfo      InstrInfo;    //-- Instructions
    Cpu0FrameLowering   FrameLowering; //-- Stack(Frame) and Stack direction
    Cpu0TargetLowering  TLInfo;      //-- Stack(Frame) and Stack direction
    Cpu0SelectionDAGInfo TSInfo;    //-- Map .bc DAG to backend DAG
public:
    virtual const Cpu0InstrInfo *getInstrInfo() const
    { return &InstrInfo; }
    virtual const TargetFrameLowering *getFrameLowering() const
    { return &FrameLowering; }
    virtual const Cpu0Subtarget *getSubtargetImpl() const
    { return &Subtarget; }
    virtual const TargetData *getTargetData() const
    { return &DataLayout; }
    virtual const Cpu0TargetLowering *getTargetLowering() const {
        return &TLInfo;
    }

    virtual const Cpu0SelectionDAGInfo* getSelectionDAGInfo() const {
        return &TSInfo;
    }
};

//-- TargetInstrInfo.h
class TargetInstrInfo : public MCInstrInfo {
    TargetInstrInfo(const TargetInstrInfo &); // DO NOT IMPLEMENT
    void operator=(const TargetInstrInfo &); // DO NOT IMPLEMENT
public:
    ...
}

//-- TargetInstrInfo.h
class TargetInstrInfoImpl : public TargetInstrInfo {
protected:
    TargetInstrInfoImpl(int CallFrameSetupOpcode = -1,
                       int CallFrameDestroyOpcode = -1)
        : TargetInstrInfo(CallFrameSetupOpcode, CallFrameDestroyOpcode) {}
public:
    ...
}

//-- Cpu0GenInstInfo.inc which generate from Cpu0InstrInfo.td
#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct Cpu0GenInstrInfo : public TargetInstrInfoImpl {
    explicit Cpu0GenInstrInfo(int SO = -1, int DO = -1);
};
} // End llvm namespace

```

```

#endif // GET_INSTRINFO_HEADER

#define GET_INSTRINFO_HEADER
#include "Cpu0GenInstrInfo.inc"
// Cpu0InstInfo.h
class Cpu0InstrInfo : public Cpu0GenInstrInfo {
    Cpu0TargetMachine &TM;
public:
    explicit Cpu0InstrInfo(Cpu0TargetMachine &TM);
};


```




Figure 4.1: TargetMachine class diagram 1

The Cpu0TargetMachine inherit tree is TargetMachine <- LLVMTargetMachine <- Cpu0TargetMachine. Cpu0TargetMachine has class Cpu0Subtarget, Cpu0InstrInfo, Cpu0FrameLowering, Cpu0TargetLowering and Cpu0SelectionDAGInfo. Class Cpu0Subtarget, Cpu0InstrInfo, Cpu0FrameLowering, Cpu0TargetLowering and Cpu0SelectionDAGInfo are inherited from parent class TargetSubtargetInfo, TargetInstrInfo, TargetFrameLowering, TargetLowering and TargetSelectionDAGInfo.

*TargetMachine class diagram 1* shows Cpu0TargetMachine inherit tree and it's Cpu0InstrInfo class inherit tree. Cpu0TargetMachine contains Cpu0InstrInfo and ... other class. Cpu0InstrInfo contains Cpu0RegisterInfo class, RI. Cpu0InstrInfo.td and Cpu0RegisterInfo.td will generate Cpu0GenInstrInfo.inc and Cpu0GenRegisterInfo.inc which contain some member functions implementation for class Cpu0InstrInfo and Cpu0RegisterInfo.

*TargetMachine class diagram 2* as below shows Cpu0TargetMachine contains class TSInfo: Cpu0SelectionDAGInfo,

FrameLowering: Cpu0FrameLowering, Subtarget: Cpu0Subtarget and TLInfo: Cpu0TargetLowering.




Figure 4.2: TargetMachine class diagram 2

*TargetMachine members and operators* shows some members and operators (member function) of the parent class TargetMachine's. *Other class members and operators* as below shows some members of class InstrInfo, RegisterInfo and TargetLowering. Class DAGInfo is skipped here.

Benefit from the inherit tree structure, we just need to implement few code in instruction, frame/stack, select DAG class. Many code implemented by their parent class. The llvm-tblgen generate Cpu0GenInstrInfo.inc from Cpu0InstrInfo.td. Cpu0InstrInfo.h extract those code it need from Cpu0GenInstrInfo.inc by define "#define GET\_INSTRINFO\_HEADER". Following is the code fragment from Cpu0GenInstrInfo.inc. Code between "#if def GET\_INSTRINFO\_HEADER" and "#endif // GET\_INSTRINFO\_HEADER" will be extracted by Cpu0InstrInfo.h.

```

<!-- Cpu0GenInstInfo.inc which generate from Cpu0InstrInfo.td
#ifndef GET_INSTRINFO_HEADER
#define GET_INSTRINFO_HEADER
namespace llvm {
    struct Cpu0GenInstrInfo : public TargetInstrInfoImpl {
        explicit Cpu0GenInstrInfo(int SO = -1, int DO = -1);
    };
} // End llvm namespace
#endif // GET_INSTRINFO_HEADER
</pre>

```

<http://llvm.org/docs/WritingAnLLVMBackend.html#TargetMachine>

Now, the code in 3/1/Cpu0 add class Cpu0TargetMachine(Cpu0TargetMachine.h and .cpp), Cpu0Subtarget (Cpu0Subtarget.h and .cpp), Cpu0InstrInfo (Cpu0InstrInfo.h and .cpp), Cpu0FrameLowering (Cpu0FrameLowering.h




Figure 4.3: TargetMachine members and operators




Figure 4.4: Other class members and operators

and .cpp), Cpu0TargetLowering (Cpu0ISelLowering.h and .cpp) and Cpu0SelectionDAGInfo (Cpu0SelectionDAGInfo.h and .cpp). CMakeLists.txt modified with those new added \*.cpp as follows,

```
# CMakeLists.txt
...
add_llvm_target(Cpu0CodeGen
    Cpu0ISelLowering.cpp
    Cpu0InstrInfo.cpp
    Cpu0FrameLowering.cpp
    Cpu0Subtarget.cpp
    Cpu0TargetMachine.cpp
    Cpu0SelectionDAGInfo.cpp
)
```

Please take a look for 3/1 code. After that, we build 3/1 by make as chapter 2 (of course, you should remove old Target/Cpu0 and replace with 3/1/Cpu0). You can remove lib/Target/Cpu0/\*.inc before do “make” to ensure your code rebuild completely. By remove \*.inc, all files those have included .inc will be rebuilt, then your Target library will regenerate. Command as follows,

```
[Gamma@localhost cmake_debug_build]$ rm -rf lib/Target/Cpu0/*
```

## 4.2 Add RegisterInfo

As depicted in [TargetMachine class diagram 1](#), the Cpu0InstrInfo class should contains Cpu0RegisterInfo. So in 3/2/Cpu0, we add Cpu0RegisterInfo class (Cpu0RegisterInfo.h, Cpu0RegisterInfo.cpp), and Cpu0RegisterInfo class in files Cpu0InstrInfo.h, Cpu0InstrInfo.cpp, Cpu0TargetMachine.h, and modify CMakeLists.txt as follows,

```
// Cpu0InstrInfo.h
class Cpu0InstrInfo : public Cpu0GenInstrInfo {
    Cpu0TargetMachine &TM;
    const Cpu0RegisterInfo RI;
public:
    explicit Cpu0InstrInfo(Cpu0TargetMachine &TM);

    /// getRegisterInfo - TargetInstrInfo is a superset of MRegister info. As
    /// such, whenever a client has an instance of instruction info, it should
    /// always be able to get register info as well (through this method).
    ///
    virtual const Cpu0RegisterInfo &getRegisterInfo() const;

public:
};

// Cpu0InstrInfo.cpp
Cpu0InstrInfo::Cpu0InstrInfo(Cpu0TargetMachine &tm)
:
    TM(tm),
    RI(*TM.getSubtargetImpl(), *this) {}

const Cpu0RegisterInfo &Cpu0InstrInfo::getRegisterInfo() const {
    return RI;
}

// Cpu0TargetMachine.h
virtual const Cpu0RegisterInfo *getRegisterInfo() const {
    return &InstrInfo.getRegisterInfo();
```

```
}

# CMakeLists.txt
...
add_llvm_target(Cpu0CodeGen
...
Cpu0RegisterInfo.cpp
...
)
```

Now, let's replace 3/1/Cpu0 with 3/2/Cpu0 for adding register class definition and rebuild. After that, we try to run the llc compile command to see what happen,

```
[Gamma@localhost InputFiles]$ /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/llc -march=cpu0 -relocation-model=pic -filetype=asm ch3.bc -o ch3.cpu0.s
llc: /usr/local/llvm/3.1.test/cpu0/1/src/lib/CodeGen/LLVMTargetMachine.cpp:78: llvm::LLVMTargetMachine::LLVMTargetMachine(const llvm::Target &, llvm::StringRef,
      llvm::StringRef, llvm::StringRef, llvm::TargetOptions, Reloc::Model, CodeModel::Model, CodeGenOpt::Level): Assertion `AsmInfo && "MCAsmInfo not initialized."
      "Make sure you include the correct TargetSelect.h" "and that InitializeAllTargets() is being invoked!"' failed.
Stack dump:
0.      Program arguments: /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/llc
      -march=cpu0 -relocation-model=pic -filetype=asm ch3.bc -o ch3.cpu0.s
Aborted (core dumped)
```

The errors say that we have not Target AsmPrinter. Let's add it in next section.

### 4.3 Add AsmPrinter

3/3/cpu0 contains the Cpu0AsmPrinter definition. First, I add definitions in Cpu0.td to support AssemblyWriter. Cpu0.td is added with the following fragment,

```
// Cpu0.td
//...
//=====//
// Cpu0 processors supported.
//=====//

class Proc<string Name, list<SubtargetFeature> Features>
: Processor<Name, Cpu0GenericItineraries, Features>;

def : Proc<"cpu032", [FeatureCpu032]>;

def Cpu0AsmWriter : AsmWriter {
  string AsmWriterClassName  = "InstPrinter";
  bit isMCAsmWriter = 1;
}

// Will generate Cpu0GenAsmWrite.inc included by Cpu0InstPrinter.cpp, contents
// as follows,
// void Cpu0InstPrinter::printInstruction(const MCInst *MI, raw_ostream &O)
// {...}
// const char *Cpu0InstPrinter::getRegisterName(unsigned RegNo) {...}
def Cpu0 : Target {
// def Cpu0InstrInfo : InstrInfo as before.
```

```

    let InstructionSet = Cpu0InstrInfo;
    let AssemblyWriters = [Cpu0AsmWriter];
}

```

As comments indicate, it will generate Cpu0GenAsmWrite.inc which is included by Cpu0InstPrinter.cpp. Cpu0GenAsmWrite.inc has the implementation of Cpu0InstPrinter::printInstruction() and Cpu0InstPrinter::getRegisterName(). Both of these functions can be auto-generated from the information we defined in Cpu0InstrInfo.td and Cpu0RegisterInfo.td. To let these two functions work in our code, the only thing need to do is add a class Cpu0InstPrinter and include them.

File 3/3/Cpu0/InstPrinter/Cpu0InstPrinter.cpp include Cpu0GenAsmWrite.inc and call the auto-generated functions as follows,

```

// Cpu0InstPrinter.cpp
#include "Cpu0GenAsmWriter.inc"

void Cpu0InstPrinter::printRegName(raw_ostream &OS, unsigned RegNo) const {
    //- getRegisterName(RegNo) defined in Cpu0GenAsmWriter.inc which came from
    //- Cpu0.td indicate.
    OS << '$' << StringRef(getRegisterName(RegNo)).lower();
}

void Cpu0InstPrinter::printInst(const MCInst *MI, raw_ostream &O,
                               StringRef Annot) {
    //- printInstruction(MI, O) defined in Cpu0GenAsmWriter.inc which came from
    //- Cpu0.td indicate.
    printInstruction(MI, O);
    printAnnotation(O, Annot);
}

```

Next, add Cpu0AsmPrinter (Cpu0AsmPrinter.h, Cpu0AsmPrinter.cpp), Cpu0MCInstLower (Cpu0MCInstLower.h, Cpu0MCInstLower.cpp), Cpu0BaseInfo.h, Cpu0FixupKinds.h and Cpu0MCAsmInfo (Cpu0MCAsmInfo.h, Cpu0MCAsmInfo.cpp) in sub-directory MCTargetDesc.

Finally, add code in Cpu0MCTargetDesc.cpp to register Cpu0InstPrinter as follows,

```

// Cpu0MCTargetDesc.cpp
static MCAsmInfo *createCpu0MCAsmInfo(const Target &T, StringRef TT) {
    MCAsmInfo *MAI = new Cpu0MCAsmInfo(T, TT);

    MachineLocation Dst(MachineLocation::VirtualFP);
    MachineLocation Src(Cpu0::SP, 0);
    MAI->addInitialFrameState(0, Dst, Src);

    return MAI;
}

static MCInstPrinter *createCpu0MCInstPrinter(const Target &T,
                                                unsigned SyntaxVariant,
                                                const MCAsmInfo &MAI,
                                                const MCInstrInfo &MII,
                                                const MCRegisterInfo &MRI,
                                                const MCSubtargetInfo &STI) {
    return new Cpu0InstPrinter(MAI, MII, MRI);
}

extern "C" void LLVMInitializeCpu0TargetMC() {
    // Register the MC asm info.
    RegisterMCAsmInfoFn X(TheCpu0Target, createCpu0MCAsmInfo);
}

```

```
RegisterMCAsmInfoFn Y(TheCpu0elTarget, createCpu0MCAsmInfo);

// Register the MCInstPrinter.
TargetRegistry::RegisterMCInstPrinter(TheCpu0Target,
                                         createCpu0MCInstPrinter);
TargetRegistry::RegisterMCInstPrinter(TheCpu0elTarget,
                                         createCpu0MCInstPrinter);
}
```

Now, it's time to work with AsmPrinter. According section [Target Registration](#), we can register our AsmPrinter when we need it as follows,

```
// Cpu0AsmPrinter.cpp
// Force static initialization.
extern "C" void LLVMInitializeCpu0AsmPrinter() {
    RegisterAsmPrinter<Cpu0AsmPrinter> X(TheCpu0Target);
    RegisterAsmPrinter<Cpu0AsmPrinter> Y(TheCpu0elTarget);
}
```

The dynamic register mechanism is a good idea, right.

Except add the new .cpp files to CMakeLists.txt, please remember to add subdirectory InstPrinter, enable asmprinter, add libraries AsmPrinter and Cpu0AsmPrinter to LLVMBuild.txt as follows,

```
// LLVMBuild.txt
[common]
subdirectories = InstPrinter MCTargetDesc TargetInfo

[component_0]
...
# Please enable asmprinter
has_asmprinter = 1
...

[component_1]
# Add AsmPrinter Cpu0AsmPrinter
required_libraries = AsmPrinter CodeGen Core MC Cpu0AsmPrinter Cpu0Desc Cpu0Info
```

Now, run 3/3/Cpu0 for AsmPrinter support, we get error message as follows,

```
[Gamma@localhost InputFiles]$ /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/
bin/llc -march=cpu0 -relocation-model=pic -filetype=asm ch3.bc -o ch3.cpu0.s
/usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/llc: target does not support generation of this file type!
```

The llc fails to compile IR code into machine code since we didn't implement class Cpu0DAGToDAGISel. Before the implementation, I will introduce the LLVM Code Generation Sequence, DAG, and LLVM instruction selection in next 3 sections.

## 4.4 LLVM Code Generation Sequence

Following diagram came from tricore\_llvm.pdf.

LLVM is a Static Single Assignment (SSA) based representation. LLVM provides an infinite virtual registers which can hold values of primitive type (integral, floating point, or pointer values). So, every operand can save in different virtual register in llvm SSA representation. Comment is ";" in llvm representation. Following is the llvm SSA instructions.




Figure 4.5: tricore\_llvm.pdf: Code generation sequence. On the path from LLVM code to assembly code, numerous passes are run through and several data structures are used to represent the intermediate results.

```

store i32 0, i32* %a ; store i32 type of 0 to virtual register %a, %a is
; pointer type which point to i32 value
store i32 %b, i32* %c ; store %b contents to %c point to, %b is i32 type virtual
; register, %c is pointer type which point to i32 value.
%a1 = load i32* %a ; load the memory value where %a point to and assign the
; memory value to %a1
%a3 = add i32 %a2, 1 ; add %a2 and 1 and save to %a3
    
```

I explain the code generation process as below. If you don't feel comfortable, please check tricore\_llvm.pdf section 4.2 first. You can read “The LLVM Target-Independent Code Generator” (<http://llvm.org/docs/CodeGenerator.html>) and “LLVM Language Reference Manual” (<http://llvm.org/docs/LangRef.html>) before go ahead, but I think read section 4.2 of tricore\_llvm.pdf is enough. I suggest you read the web site documents as above only when you are still not quite understand, even though you have read this section and next 2 sections article for DAG and Instruction Selection.

### 1. Instruction Selection

```

// In this stage, transfer the llvm opcode into machine opcode, but the operand
// still is llvm virtual operand.
    store i16 0, i16* %a // store 0 of i16 type to where virtual register %a
    // point to
=> addiu i16 0, i32* %a
    
```

### 2. Scheduling and Formation

```

// In this stage, reorder the instructions sequence for optimization in
// instructions cycle or in register pressure.
    st i32 %a, i16* %b, i16 5 // st %a to *(%b+5)
    st %b, i32* %c, i16 0
    %d = ld i32* %c

// Transfer above instructions order as follows. In RISC like Mips the ld %c use
// the previous instruction st %c, must wait more than 1
    
```

```

// cycles. Meaning the ld cannot follow st immediately.
=> st %b, i32* %c, i16 0
    st i32 %a, i16* %b, i16 5
    %d = ld i32* %c, i16 0
// If without reorder instructions, a instruction nop which do nothing must be
// filled, contribute one instruction cycle more than optimization. (Actually,
// Mips is scheduled with hardware dynamically and will insert nop between st
// and ld instructions if compiler didn't insert nop.)
    st i32 %a, i16* %b, i16 5
    st %b, i32* %c, i16 0
    nop
    %d = ld i32* %c, i16 0

// Minimum register pressure
// Suppose %c is alive after the instructions basic block (meaning %c will be
// used after the basic block), %a and %b are not alive after that.
// The following no reorder version need 3 registers at least
    %a = add i32 1, i32 0
    %b = add i32 2, i32 0
    st %a, i32* %c, 1
    st %b, i32* %c, 2

// The reorder version need 2 registers only (by allocate %a and %b in the same
// register)
=> %a = add i32 1, i32 0
    st %a, i32* %c, 1
    %b = add i32 2, i32 0
    st %b, i32* %c, 2

```

### 3. SSA-based Machine Code Optimization

For example, common expression remove, shown in next section DAG.

### 4. Register Allocation

Allocate real register for virtual register.

### 5. Prologue/Epilogue Code Insertion

Explain in section Add Prologue/Epilogue functions

### 6. Late Machine Code Optimizations

Any “last-minute” peephole optimizations of the final machine code can be applied during this phase.

For example, replace  $x = x * 2$  by  $x = x < 1$  for integer operand.

### 7. Code Emission

Finally, the completed machine code is emitted. For static compilation, the end result is an assembly code file; for JIT compilation, the opcodes of the machine instructions are written into memory.

## 4.5 DAG (Directed Acyclic Graph)

Many important techniques for local optimization begin by transforming a basic block into DAG. For example, the basic block code and its corresponding DAG as [DAG example](#).

If  $b$  is not live on exit from the block, then we can do common expression remove to get the following code.

```

a = b + c
d = a - d
c = d + c

```




Figure 4.6: DAG example

As you can imagine, the common expression remove can apply in IR or machine code.

DAG like a tree which opcode is the node and operand (register and const/immediate/offset) is leaf. It can also be represented by list as prefix order in tree. For example, (+ b, c), (+ b, 1) is IR DAG representation.

## 4.6 Instruction Selection

In back end, we need to translate IR code into machine code at Instruction Selection Process as *IR and it's corresponding machine instruction*.

MOV	$r_d = r_s$	$\left  \begin{array}{ll} \text{ADDI} & r_d = r_s + 0 \\ \text{ADD} & r_d = r_{s1} + r_0 \\ \text{ADDI} & r_d = r_0 + c \end{array} \right.$
MOV	$r_d = r_s$	
MOVI	$r_d = c$	

Figure 4.7: IR and it's corresponding machine instruction

For machine instruction selection, the better solution is represent IR and machine instruction by DAG. In *IR and it's corresponding machine instruction*, we skip the register leaf. The rj + rk is IR DAG representation (for symbol notation, not llvm SSA form). ADD is machine instruction.

We can also represent IR DAG and machine instruction DAG as list. For example, (+ ri, rj), (- ri, 1) are lists for IR DAG; (ADD ri, rj), (SUBI ri, 1) are lists for machine instruction DAG.

Now, let's recall the ADDiu instruction defined on Cpu0InstrInfo.td in the previous chapter. And It will expand to the following Pattern as mentioned in section Write td (Target Description) of the previous chapter as follows,

```
def ADDiu  : ArithLogicI<0x09, "addiu", add, simm16, immSExt16, CPUREgs>;
Pattern = [(set CPUREgs:$ra, (add RC:$rb, immSExt16:$simm16))]
```

## Instruction Tree Patterns

Name	Effect	Trees
—	$r_i$	TEMP
ADD	$r_i = r_j + r_k$	$+ \begin{array}{c} \diagup \quad \diagdown \\ * \end{array}$
MUL	$r_i = r_j \times r_k$	$* \begin{array}{c} \diagup \quad \diagdown \\ \diagup \quad \diagdown \end{array}$
SUB	$r_i = r_j - r_k$	$- \begin{array}{c} \diagup \quad \diagdown \\ / \end{array}$
DIV	$r_i = r_j / r_k$	$/ \begin{array}{c} \diagup \quad \diagdown \\ \diagup \quad \diagdown \end{array}$
ADDI	$r_i = r_j + c$	$+ \begin{array}{c} \diagup \quad \diagdown \\ \text{CONST} \quad \text{CONST} \end{array}$
SUBI	$r_i = r_j - c$	$- \begin{array}{c} \diagup \quad \diagdown \\ \text{CONST} \end{array}$
LOAD	$r_i = M[r_j + c]$	$\begin{array}{c} \text{MEM} \quad \text{MEM} \quad \text{MEM} \quad \text{MEM} \\   \quad \quad   \quad \quad   \quad \quad   \\ + \quad + \quad \text{CONST} \quad \text{CONST} \end{array}$

Figure 4.8: Instruction DAG representation

This pattern meaning the IR DAG node **add** can translate into machine instruction DAG node ADDiu by pattern match mechanism. Similarly, the machine instruction DAG node LW and ST can be got from IR DAG node **load** and **store**.

Some cpu/fpu (floating point processor) has multiply-and-add floating point instruction, fmadd. It can be represented by DAG list (fadd (fmul ra, rc), rb). For this implementation, we can assign fmadd DAG pattern to instruction td as follows,

```
def FMADDS : AForm_1<59, 29,
  (ops F4RC:$FRT, F4RC:$FRA, F4RC:$FRC, F4RC:$FRB),
  "fmadds $FRT, $FRA, $FRC, $FRB",
  [(set F4RC:$FRT, (fadd (fmul F4RC:$FRA, F4RC:$FRC),
  F4RC:$FRB)) ]>;
```

Similar with ADDiu, [(set F4RC:\$FRT, (fadd (fmul F4RC:\$FRA, F4RC:\$FRC), F4RC:\$FRB))] is the pattern which include node **fmul** and node **fadd**.

Now, for the following basic block notation IR and llvm SSA IR code,

```
d = a * c
e = d + b
...
%d = fmul %a, %c
%e = fadd %d, %b
...
```

The llvm SelectionDAG Optimization Phase (is part of Instruction Selection Process) prefered to translate this 2 IR DAG node (fmul %a, %b) (fadd %d, %c) into one machine instruction DAG node (**fmadd** %a, %c, %b), than translate them into 2 machine instruction nodes **fmul** and **fadd**.

```
%e = fmadd %a, %c, %b
...
```

As you can see, the IR notation representation is easier to read than llvm SSA IR form. So, we use the notation form in this book sometimes.

For the following basic block code,

```
a = b + c          // in notation IR form
d = a - d
%e = fmadd %a, %c, %b // in llvm SSA IR form
```

We can apply *IR and it's corresponding machine instruction* Instruction tree pattern to get the following machine code,

```
load      rb, M(sp+8); // assume b allocate in sp+8, sp is stack point register
load      rc, M(sp+16);
add       ra, rb, rc;
load      rd, M(sp+24);
sub       rd, ra, rd;
fmadd    re, ra, rc, rb;
```

## 4.7 Add Cpu0DAGToDAGISel class

We have introduced the IR DAG to machine instruction DAG transformation in the previous section. Now, let's check what IR DAG node the file ch3.bc has. List ch3.ll as follows,

```
// ch3.ll
define i32 @main() nounwind uwtable {
%1 = alloca i32, align 4
store i32 0, i32* %1
ret i32 0
}
```

As above, ch3.ll use the IR DAG node **store**, **ret**. Actually, it also use **add** for sp (stack point) register adjust. So, the definitions in Cpu0InstInfo.td as follows is enough. IR DAG is defined in file include/llvm/Target/TargetSelectionDAG.td.

```
/// Load and Store Instructions
/// aligned
defm LW      : LoadM32<0x00, "lw", load_a>;
defm ST      : StoreM32<0x01, "st", store_a>;

/// Arithmetic Instructions (ALU Immediate)
//def LDI      : MoveImm<0x08, "ldi", add, simm16, immSExt16, CPURegs>;
// add defined in include/llvm/Target/TargetSelectionDAG.td, line 315 (def add).
def ADDiu   : ArithLogicI<0x09, "addiu", add, simm16, immSExt16, CPURegs>

let isReturn=1, isTerminator=1, hasDelaySlot=1, isCodeGenOnly=1,
    isBarrier=1, hasCtrlDep=1 in
def RET : FJ <0x2C, (outs), (ins CPURegs:$target),
           "ret\t$t$target", [(Cpu0Ret CPURegs:$target)], IIBranch>;
```

Add class Cpu0DAGToDAGISel (Cpu0ISelDAGToDAG.cpp) to CMakeLists.txt, and add following fragment to Cpu0TargetMachine.cpp,

```
// Cpu0TargetMachine.cpp
...
```

```
// Install an instruction selector pass using
// the ISelDag to gen Cpu0 code.
bool Cpu0PassConfig::addInstSelector() {
    PM->add(createCpu0ISelDag(getCpu0TargetMachine()));
    return false;
}

// Cpu0ISelDAGToDAG.cpp
/// createCpu0ISelDag - This pass converts a legalized DAG into a
/// CPU0-specific DAG, ready for instruction scheduling.
FunctionPass *llvm::createCpu0ISelDag(Cpu0TargetMachine &TM) {
    return new Cpu0DAGToDAGISel(TM);
}
```

In this version, we add the following code in Cpu0InstInfo.cpp to enable debug information which called by llvm at proper time.

```
// Cpu0InstInfo.cpp
...
MachineInstr*
Cpu0InstrInfo::emitFrameIndexDebugValue(MachineFunction &MF, int FrameIx,
                                         uint64_t Offset, const MDNode *MDPtr,
                                         DebugLoc DL) const {
    MachineInstrBuilder MIB = BuildMI(MF, DL, get(Cpu0::DBG_VALUE))
        .addFrameIndex(FrameIx).addImm(0).addImm(Offset).addMetadata(MDPtr);
    return &*MIB;
}
```

Build 3/4, run it, we find the error message in 3/3 is gone. The new error message for 3/4 as follows,

```
[Gamma@localhost InputFiles]$ /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/
bin/llc -march=cpu0 -relocation-model=pic -filetype=asm ch3.bc -o ch3.cpu0.s
Target didn't implement TargetInstrInfo::storeRegToStackSlot!
UNREACHABLE executed at /usr/local/llvm/3.1.test/cpu0/1/src/include/llvm/Target/
TargetInstrInfo.h:390!
Stack dump:
0.      Program arguments: /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/llc
        -march=cpu0 -relocation-model=pic -filetype=asm ch3.bc -o ch3.cpu0.s
1.      Running pass 'Function Pass Manager' on module 'ch3.bc'.
2.      Running pass 'Prologue/Epilogue Insertion & Frame Finalization' on function
'@main'
Aborted (core dumped)
```

## 4.8 Add Prologue/Epilogue functions

Following came from tricore\_llvm.pdf section “4.4.2 Non-static Register Information”.

For some target architectures, some aspects of the target architecture’s register set are dependent upon variable factors and have to be determined at runtime. As a consequence, they cannot be generated statically from a TableGen description – although that would be possible for the bulk of them in the case of the TriCore backend. Among them are the following points:

- Callee-saved registers. Normally, the ABI specifies a set of registers that a function must save on entry and restore on return if their contents are possibly modified during execution.
- Reserved registers. Although the set of unavailable registers is already defined in the TableGen file, TriCoreRegisterInfo contains a method that marks all non-allocatable register numbers in a bit vector.

The following methods are implemented:

- `emitPrologue()` inserts prologue code at the beginning of a function. Thanks to TriCore's context model, this is a trivial task as it is not required to save any registers manually. The only thing that has to be done is reserving space for the function's stack frame by decrementing the stack pointer. In addition, if the function needs a frame pointer, the frame register `%a14` is set to the old value of the stack pointer beforehand.
- `emitEpilogue()` is intended to emit instructions to destroy the stack frame and restore all previously saved registers before returning from a function. However, as `%a10` (stack pointer), `%a11` (return address), and `%a14` (frame pointer, if any) are all part of the upper context, no epilogue code is needed at all. All cleanup operations are performed implicitly by the `ret` instruction.
- `eliminateFrameIndex()` is called for each instruction that references a word of data in a stack slot. All previous passes of the code generator have been addressing stack slots through an abstract frame index and an immediate offset. The purpose of this function is to translate such a reference into a register-offset pair. Depending on whether the machine function that contains the instruction has a fixed or a variable stack frame, either the stack pointer `%a10` or the frame pointer `%a14` is used as the base register. The offset is computed accordingly. Figure 3.9 demonstrates for both cases how a stack slot is addressed.

If the addressing mode of the affected instruction cannot handle the address because the offset is too large (the offset field has 10 bits for the BO addressing mode and 16 bits for the BOL mode), a sequence of instructions is emitted that explicitly computes the effective address. Interim results are put into an unused address register. If none is available, an already occupied address register is scavenged. For this purpose, LLVM's framework offers a class named `RegScavenger` that takes care of all the details.




Figure 4.9: Addressing of a variable `a` located on the stack. If the stack frame has a variable size, slot must be addressed relative to the frame pointer

I will explain the Prologue and Epilogue further by example code. So for the following llvm IR code, Cpu0 back end will emit the corresponding machine instructions as follows,

```
define i32 @main() nounwind uwtable {
    %1 = alloca i32, align 4
    store i32 0, i32* %1
    ret i32 0
}

.section .mdebug.abi32
.previous
```

```

.file      "ch3.bc"
.text
.globl    main
.align    2
.type     main,@function
.ent      main          # @main
main:
.frame    $sp,8,$lr
.mask     0x00000000,0
.set      noreorder
.set      nomacro
# BB#0:          # %entry
    addiu   $sp, $sp, -8
    addiu   $2, $zero, 0
    st      $2, 4($sp)
    addiu   $sp, $sp, 8
    ret     $lr
    .set      macro
    .set      reorder
    .end     main
$tmp1:
.size     main, ($tmp1)-main

```

LLVM get the stack size by parsing IR and counting how many virtual registers is assigned to local variables. After that, it call `emitPrologue()`. This function will emit machine instructions to adjust `sp` (stack pointer register) for local variables since we don't use `fp` (frame pointer register). For our example, it will emit the instructions,

```
addiu   $sp, $sp, -8
```

The `emitEpilogue` will emit “`addiu $sp, $sp, 8`”, 8 is the stack size.

Since Instruction Selection and Register Allocation occurs before Prologue/Epilogue Code Insertion, `eliminateFrameIndex()` is called after machine instruction and real register allocated. It translate the frame index of local variable (%1 and %2 in the following example) into stack offset according the frame index order upward (stack grow up downward from high address to low address, 0(\$sp) is the top, 52(\$sp) is the bottom) as follows,

```

define i32 @main() nounwind uwtable {
    %1 = alloca i32, align 4
    %2 = alloca i32, align 4
    ...
    store i32 0, i32* %1
    store i32 5, i32* %2, align 4
    ...
    ret i32 0

=> # BB#0:
    addiu   $sp, $sp, -56
$tmp1:
    addiu   $3, $zero, 0
    st      $3, 52($sp)  // %1 is the first frame index local variable, so allocate
                      // in 52($sp)
    addiu   $2, $zero, 5
    st      $2, 48($sp)  // %2 is the second frame index local variable, so
                      // allocate in 48($sp)
    ...
    ret     $lr

```

After add these Prologue and Epilogue functions, and build with 3/5/Cpu0. Now we are ready to compile our example code `ch3.bc` into `cpu0` assembly code. Following is the command and output file `ch3.cpu0.s`,

```
[Gamma@localhost InputFiles]$ /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/
bin/llc -march=cpu0 -relocation-model=pic -filetype=asm ch3.bc -o ch3.cpu0.s
[Gamma@localhost InputFiles]$ cat ch3.cpu0.s
    .section .mdebug.abi32
    .previous
    .file      "ch3.bc"
    .text
    .globl    main
    .align    2
    .type     main,@function
    .ent      main          # @main
main:
    .frame    $sp,$lr
    .mask     0x00000000,0
    .set      noreorder
    .set      nomacro
# BB#0:                                # %entry
    addiu   $sp, $sp, -8
    addiu   $2, $zero, 0
    st      $2, 4($sp)
    addiu   $sp, $sp, 8
    ret     $lr
    .set      macro
    .set      reorder
    .end      main
$tmp1:
    .size     main, ($tmp1)-main
```

## 4.9 Summary of this Chapter

We have finished a simple assembler for cpu0 which only support **addiu**, **st** and **ret** 3 instructions.

I am satisfied with this result. But you may think “After so many codes we program, and just get the 3 instructions”. The point is we have created a frame work for cpu0 target machine (please look back the llvm back end structure class inherit tree early in this chapter). Until now, we have 3000 lines of source code with comments which include files \*.cpp, \*.h, \*.td, CMakeLists.txt and LLVMBuild.txt. LLVM front end tutorial have 700 lines of source code without comments totally. Don’t feel down with this result. In reality, write a back end is warm up slowly but run fast. Clang has over 500,000 lines of source code with comments in clang/lib directory which include C++ and Obj C support. Mips back end has only 15,000 lines with comments. Even the complicate X86 CPU which CISC outside and RISC inside (micro instruction), has only 45,000 lines with comments. In next chapter, I will show you that add a new instruction support is as easy as 123.



# OTHER INSTRUCTIONS

I will add more cpu0 instructions support in this chapter. Begin from arithmetic instructions. Next, beyond assembly code generated which finished in last chapter, I add the obj file generated support in this chapter.

## 5.1 Support arithmetic instructions

Run the 3/5/Cpu0 llc with input file ch4\_1.bc will get the error as follows,

```
// ch4_1.cpp
int main()
{
    int a = 5;
    int b = 2;
    int c = 0;

    c = a + b;

    return c;
}

[Gamma@localhost 3]$ clang -c ch4_1.cpp -emit-llvm -o ch4_1.bc
[Gamma@localhost 3]$ llvm-dis ch4_1.bc -o ch4_1.ll
[Gamma@localhost 3]$ cat ch4_1.ll
; ModuleID = 'ch4_1.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:
64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-
n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

define i32 @main() nounwind uwtable {
    %1 = alloca i32, align 4
    %a = alloca i32, align 4
    %b = alloca i32, align 4
    %c = alloca i32, align 4
    store i32 0, i32* %1
    store i32 5, i32* %a, align 4
    store i32 2, i32* %b, align 4
    store i32 0, i32* %c, align 4
    %2 = load i32* %a, align 4
    %3 = load i32* %b, align 4
    %4 = add nsw i32 %2, %3
    store i32 %4, i32* %c, align 4
```

```
%5 = load i32* %c, align 4
  ret i32 %5
}

[Gamma@localhost 3]$ /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/
l1c -march=cpu0 -relocation-model=pic -filetype=asm ch4_1.bc -o ch4_1.cpu0.s
LLVM ERROR: Cannot select: 0x30da480: i32 = add 0x30da280, 0x30da380
[ORD=7] [ID=17]
  0x30da280: i32,ch = load 0x30da180, 0x30d9b80, 0x30d9880<LD4[%a]> [ORD=5]
  [ID=15]
    0x30d9b80: i32 = FrameIndex<1> [ORD=2] [ID=5]
    0x30d9880: i32 = undef [ORD=1] [ID=3]
  0x30da380: i32,ch = load 0x30da180, 0x30d9e80, 0x30d9880<LD4[%b]> [ORD=6]
  [ID=14]
    0x30d9e80: i32 = FrameIndex<2> [ORD=3] [ID=7]
    0x30d9880: i32 = undef [ORD=1] [ID=3]
```

This error say we have not instructions to translate IR DAG node add. The ADDiu instruction is defined for node add with operands of 1 register and 1 immediate. This node add is for 2 registers. So, we append the following code to Cpu0InstrInfo.td and Cpu0Schedule.td in 4/1/Cpu0,

```
// Cpu0InstrInfo.td
/// Arithmetic Instructions (3-Operand, R-Type)
def CMP      : CmpInstr<0x10, "cmp", IIAlu, CPURegs, 1>;
def ADD      : ArithLogicR<0x13, "add", add, IIAlu, CPURegs, 1>;
def SUB      : ArithLogicR<0x14, "sub", sub, IIAlu, CPURegs, 1>;
def MUL      : ArithLogicR<0x15, "mul", mul, IIImul, CPURegs, 1>;
def DIV      : ArithLogicR<0x16, "div", sdiv, IIIdiv, CPURegs, 1>;
def AND      : ArithLogicR<0x18, "and", and, IIAlu, CPURegs, 1>;
def OR       : ArithLogicR<0x19, "or", or, IIAlu, CPURegs, 1>;
def XOR      : ArithLogicR<0x1A, "xor", xor, IIAlu, CPURegs, 1>;

/// Shift Instructions
def ROL      : ArithLogicR<0x1C, "rol", rotl, IIAlu, CPURegs, 1>;
def ROR      : ArithLogicR<0x1D, "ror", rotr, IIAlu, CPURegs, 1>;
def SHL      : ArithLogicR<0x1E, "shl", shl, IIAlu, CPURegs, 1>;
def SHR      : ArithLogicR<0x1F, "shr", sra, IIAlu, CPURegs, 1>;

// Cpu0Schedule.td
...
def ALU      : FuncUnit;
def IMULDIV : FuncUnit;

=====//
// Instruction Itinerary classes used for Cpu0
=====//

...
def IIImul      : InstrItinClass;
def IIIdiv      : InstrItinClass;

def IIPpseudo    : InstrItinClass;

=====//
// Cpu0 Generic instruction itineraries.
=====//
// http://llvm.org/docs/doxygen/html/structllvm_1_1InstrStage.html
def Cpu0GenericItineraries : ProcessorItineraries<[ALU, IMULDIV], [], [
...
  InstrItinData<IIImul> , [InstrStage<17, [IMULDIV]>] >,
```

```
InstrItinData<IIIdiv , [InstrStage<38, [IMULDIV]>]>
];
```

In RISC CPU like Mips, the multiply/divide function unit and add/sub/logic unit are designed from two different hardware circuits, and more, their data path is separate. So, these two function units can be executed at same time (instruction level parallelism).

Now, let's build 4/1/Cpu0 and run with input file ch4\_2.cpp. This version can process `+, -, *, /, &, |, ^, <<, and >>` operators in C language. The corresponding llvm IR instructions are **add**, **sub**, **mul**, **sdiv**, **and**, **or**, **xor**, **shl**, **ashr**. IR instruction **sdiv** stand for signed div while **udiv** is for unsigned div. The '**ashr**' instruction (arithmetic shift right) returns the first operand shifted to the right a specified number of bits with sign extension. In brief, we call **ashr\*** is "shift with sign extension fill".

**Example:**

```
<result> = ashr i32 4, 1 ; yields {i32}:result = 2
<result> = ashr i8 -2, 1 ; yields {i8}:result = -1
<result> = ashr i32 1, 32 ; undefined
```

The C operator `>>` for negative operand is dependent on implementation. Most compiler translate it into "shift with sign extension fill", for example, Mips **sra** is the instruction. Following is the Microsoft web site explanation,

---

**Note:** `>>`, Microsoft Specific

The result of a right shift of a signed negative quantity is implementation dependent. Although Microsoft C++ propagates the most-significant bit to fill vacated bit positions, there is no guarantee that other implementations will do likewise.

---

In addition to **ashr**, the other instruction "shift with zero filled" **lshr** in llvm (Mips implement lshr with instruction **srl**) has the following meaning.

**Example:**

```
<result> = lshr i8 -2, 1 ; yields {i8}:result = 0x7FFFFFFF
```

In llvm, IR node **sra** is defined for ashr IR instruction, node **srl** is defined for lshr instruction (I don't know why don't use ashr and lshr as the IR node name directly). I assume Cpu0 shr instruction is "shift with zero filled", and define it with IR DAG node **srl**. But at that way, Cpu0 will fail to compile `x >> 1` in case of `x` is signed integer because clang and most compilers translate it into **ashr**, which meaning "shift with sign extension fill". Similarly, Cpu0 div instruction, has the same problem. I assume Cpu0 div instruction is for **sdiv** which can take care both positive and negative integer, but it will fail for divide operation `"/"` on unsigned integer operand in C.

If we consider the `x >> 1` definition is `x = x/2`. In case of `x` is unsigned int, range `x` is  $0 \sim 4G-1$  ( $0 \sim 0xFFFFFFFF$ ) in 32 bits register, implement shift `>> 1` by "shift with zero filled" is correct and satisfy the definition `x = x/2`, but "shift with sign extension fill" is not correct for range  $2G \sim 4G-1$ . In case of `x` is signed int, range `x` is  $-2G \sim 2G-1$ , implement `x >> 1` by "shift with sign extension fill" is correct for the definition, but "shift with zero filled" is not correct for range `x` is  $-2G \sim -1$ . So, if `x = x/2` is definition for `x >> 1`, in order to satisfy the definition in both unsigned and signed integer of `x`, we need those two instructions, "shift with zero filled" and "shift with sign extension fill".

Again, consider the `x << 1` definition is `x = x*2`. We apply the `x << 1` with "shift 1 bit to left and fill the least bit with 0". In case of `x` is unsigned int, `x << 1` satisfy the definition in range  $0 \sim 2G-1$ , and `x` is overflow when `x > 2G-1` (no need to care what the register value is because overflow). In case of `x` is signed int, `x << 1` is correct for  $-1G \sim 1G-1$ ; and `x` is overflow for  $-2G \sim -1G-1$  or  $1G \sim 2G-1$ . So, implementation by "shift 1bit to left and fill the least bit with 0" satisfy the definition `x = x*2` for `x << 1`, no matter operand `x` is signed or unsigned int.

References as follows,

<http://msdn.microsoft.com/en-us/library/336xbhcz%28v=vs.80%29.aspx>

[http://llvm.org/docs/LangRef.html#i\\_ashr](http://llvm.org/docs/LangRef.html#i_ashr)

[http://llvm.org/docs/LangRef.html#i\\_lshr](http://llvm.org/docs/LangRef.html#i_lshr)

The 4/1 version just add 40 lines code in td files. With these 40 lines code, it process 9 operators more for C language and their corresponding llvm IR instructions. The arithmetic instructions are easy to implement by add the definition in td file only.

## 5.2 Translate into obj file

Currently, we only support translate llvm IR code into assembly code. If you try to run 4/1/Cpu0 to translate obj code will get the error message as follows,

```
[Gamma@localhost 3]$ /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/
llc -march=cpu0 -relocation-model=pic -filetype=obj ch4_2.bc -o ch4_2.cpu0.o
/usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/llc: target does not
support generation of this file type!
```

The 4/2/Cpu0 support obj file generated. It can get result for big endian and little endian with command “llc -march=cpu0” and “llc -march=cpu0el”. Run it will get the obj files as follows,

```
[Gamma@localhost InputFiles]$ cat ch3_2.cpu0.s
...
.set      nomacro
# BB#0:
    addiu   $sp, $sp, -72
    addiu   $2, $zero, 0
    st      $2, 68($sp)
    addiu   $3, $zero, 5
    st      $3, 64($sp)
...
[Gamma@localhost 3]$ /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/
llc -march=cpu0 -relocation-model=pic -filetype=obj ch4_2.bc -o ch4_2.cpu0.o
[Gamma@localhost InputFiles]$ objdump -s ch4_2.cpu0.o

ch4_2.cpu0.o:      file format elf32-big

Contents of section .text:
0000 09d0ffb8 09200000 012d0044 09300005  .... .-.D.0..
0010 013d0040 09300002 013d003c 012d0038  .=.0.0...=<.-.8
0020 012d0034 012d0014 0930ffffb 013d0010  .-.4.-....0....=...
0030 012d000c 012d0008 002d003c 003d0040  .-....-.<.=.0
0040 13232000 012d0038 002d003c 003d0040  .# ...-.8.-.<.=.0
0050 14232000 012d0034 002d003c 003d0040  .# ...-.4.-.<.=.0
0060 15232000 012d0030 002d003c 003d0040  .# ...-.0.-.<.=.0
0070 16232000 012d002c 002d003c 003d0040  .# ...-.,-.<.=.0
0080 18232000 012d0028 002d003c 003d0040  .# ...-.(.-.<.=.0
0090 19232000 012d0024 002d003c 003d0040  .# ...-.$.-.<.=.0
00a0 1a232000 012d0020 002d0040 1e220002  .# ...-.-.0."...
00b0 012d001c 002d0010 1e220002 012d0004  .-...."....-
00c0 002d0010 1f220002 012d000c 09d00048  .-...."....-....H
00d0 2c00000e
...
Contents of section .eh_frame:
0000 00000010 00000000 017a5200 017c0e01  .....zR..|...
0010 000c0d00 00000010 00000018 00000000  .....
0020 000000d4 00440e48
[Gamma@localhost InputFiles]$ /usr/local/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/llc -march=cpu0el -relocation-model=pic -filetype=obj
```

```
ch4_2.bc -o ch4_2.cpu0el.o
[Gamma@localhost InputFiles]$ objdump -s ch4_2.cpu0el.o
```

```
ch4_2.cpu0el.o:      file format elf32-little
```

```
Contents of section .text:
```

```
0000 b8ffd009 00002009 44002d01 05003009 ..... .D.-...0.
0010 40003d01 02003009 3c003d01 38002d01 @.=...0.<.=.8.-.
0020 34002d01 14002d01 fbf3009 10003d01 4.-....0...=.
0030 0c002d01 08002d01 3c002d00 40003d00 ..-....<.-.0.=.
0040 00202313 38002d01 3c002d00 40003d00 .#.8.-.<.-.0.=.
0050 00202314 34002d01 3c002d00 40003d00 .#.4.-.<.-.0.=.
0060 00202315 30002d01 3c002d00 40003d00 .#.0.-.<.-.0.=.
0070 00202316 2c002d01 3c002d00 40003d00 .#.,-.-.<.-.0.=.
0080 00202318 28002d01 3c002d00 40003d00 .#.(-.-.<.-.0.=.
0090 00202319 24002d01 3c002d00 40003d00 .#.$.-.-<.-.0.=.
00a0 0020231a 20002d01 40002d00 0200221e .#. .-@.-....".
00b0 1c002d01 10002d00 0200221e 04002d01 ..-...."....".
00c0 10002d00 0200221f 0c002d01 4800d009 ..-...."....H...
00d0 0e00002c .....,
```

```
Contents of section .eh_frame:
```

```
0000 10000000 00000000 017a5200 017c0e01 .....zR...|...
0010 000c0d00 10000000 18000000 00000000 ..... .....
0020 d4000000 00440e48 .....D.H
```

The first instruction is “addiu \$sp, -72” and it’s corresponding obj is 0x09d0ffb8. The addiu opcode is 0x09, 8 bits, \$sp register number is 13(0xd), 4bits, second register is useless, so assign it to 0x0, and the immediate is 16 bits -72(=0ffb8), so it’s correct. The third instruction “st \$2, 68(\$sp)” and it’s and it’s corresponding obj is 0x012d0044. The st opcode is 0xa, \$2 is 0x2, \$sp is 0xd and immediate is 68(0x0044). Thanks to cpu0 instruction format which opcode, register operand and offset(immediate value) size are multiple of 4 bits. The obj format is easy to check by eye. The big endian (B0, B1, B2, B3) = (09, d0, ff, b8), objdump from B0 to B3 as 0x09d0ffb8 and the little endian is (B3, B2, B1, B0) = (09, d0, ff, b8), objdump from B0 to B3 as 0xb8ffd009. Now, let’s examine Cpu0MCTargetDesc.cpp.

```
// Cpu0MCTargetDesc.cpp
...
extern "C" void LLVMInitializeCpu0TargetMC() {
    // Register the MC asm info.
    RegisterMCAsmInfoFn X(TheCpu0Target, createCpu0MCAsmInfo);
    RegisterMCAsmInfoFn Y(TheCpu0elTarget, createCpu0MCAsmInfo);

    // Register the MC codegen info.
    TargetRegistry::RegisterMCCodeGenInfo(TheCpu0Target,
                                           createCpu0MCCodeGenInfo);
    TargetRegistry::RegisterMCCodeGenInfo(TheCpu0elTarget,
                                           createCpu0MCCodeGenInfo);

    // Register the MC instruction info.
    TargetRegistry::RegisterMCInstrInfo(TheCpu0Target, createCpu0MCInstrInfo);
    TargetRegistry::RegisterMCInstrInfo(TheCpu0elTarget, createCpu0MCInstrInfo);

    // Register the MC register info.
    TargetRegistry::RegisterMCRegInfo(TheCpu0Target, createCpu0MCRegisterInfo);
    TargetRegistry::RegisterMCRegInfo(TheCpu0elTarget, createCpu0MCRegisterInfo);
    // Register the MC Code Emitter
    TargetRegistry::RegisterMCCodeEmitter(TheCpu0Target,
                                           createCpu0MCCodeEmitter);
    TargetRegistry::RegisterMCCodeEmitter(TheCpu0elTarget,
                                           createCpu0MCCodeEmitterEL);
```

```

// Register the object streamer.
TargetRegistry::RegisterMCOObjectStreamer(TheCpu0Target, createMCStreamer);
TargetRegistry::RegisterMCOObjectStreamer(TheCpu0elTarget, createMCStreamer);
// Register the asm backend.
TargetRegistry::RegisterMCAsmBackend(TheCpu0Target,
                                     createCpu0AsmBackendEB32);
TargetRegistry::RegisterMCAsmBackend(TheCpu0elTarget,
                                     createCpu0AsmBackendEL32);
// Register the MC subtarget info.
TargetRegistry::RegisterMCSubtargetInfo(TheCpu0Target,
                                         createCpu0MCSubtargetInfo);
TargetRegistry::RegisterMCSubtargetInfo(TheCpu0elTarget,
                                         createCpu0MCSubtargetInfo);
// Register the MCInstPrinter.
TargetRegistry::RegisterMCInstPrinter(TheCpu0Target,
                                       createCpu0MCInstPrinter);
TargetRegistry::RegisterMCInstPrinter(TheCpu0elTarget,
                                       createCpu0MCInstPrinter);
}

```

Cpu0MCTargetDesc.cpp do the target registration as mentioned in section Target Registration of the last chapter. I draw the register function and those class it registered in [Register Cpu0MCAsmInfo](#) to [Register Cpu0InstPrinter](#) for explanation.

In [Register Cpu0MCAsmInfo](#), we register the object of class Cpu0AsmInfo for target TheCpu0Target and TheCpu0elTarget. TheCpu0Target is for big endian and TheCpu0elTarget is for little endian. Cpu0AsmInfo is derived from MCAsmInfo which is llvm built-in class. Most code is implemented in it's parent, back end reuse those code by inherit.

In [Register MCCCodeGenInfo](#), we instance MCCCodeGenInfo, and initialize it by pass `Reloc::PIC` because we use command “`llc -relocation-model=pic`” to tell llc compile using position-independent code mode. Recall the addressing mode in system program book has two mode, one is PIC mode, the other is absolute addressing mode. MC stand for Machine Code.

In [Register MCInstrInfo](#), we instance MCInstrInfo object X, and initialize it by `InitCpu0MCInstrInfo(X)`. Since `InitCpu0MCInstrInfo(X)` is defined in `Cpu0GenInstrInfo.inc`, it will add the information from `Cpu0InstrInfo.td` we specified. [Register MCRegisterInfo](#) is similar to [Register MCInstrInfo](#), but it initialize the register information specified in `Cpu0RegisterInfo.td`. They share a lot of code with instruction/register td description.

[Register Cpu0MCCCodeEmitter](#), we instance two objects `Cpu0MCCCodeEmitter`, one is for big endian and the other is for little endian. They take care the obj format generated. So, it's not defined in `4/1/Cpu0` which support assembly code only.

[Register MCELFStreamer](#), MCELFStreamer take care the obj format also. [Register Cpu0MCCCodeEmitter](#) `Cpu0MCCCodeEmitter` take care code emitter while MCELFStreamer take care the obj output streamer. [MCELF-Streamer inherit tree](#) is MCELFStreamer inherit tree. You can find a lot of operations in that inherit tree.

Reader maybe has the question for what are the actual arguments in `createCpu0MCCCodeEmitterEB(const MCInstrInfo &MCII, const MCSubtargetInfo &STI, MCContext &Ctx)` and at when they are assigned. Yes, we didn't assign it, we register the `createXXX()` function by function pointer only (according C, `TargetRegistry::RegisterXXX(TheCpu0Target, createXXX())` where `createXXX` is function pointer). LLVM keep a function pointer to `createXXX()` when we call target registry, and will call these `createXXX()` function back at proper time with arguments assigned during the target registration process, `RegisterXXX()`.

[Register Cpu0AsmBackend](#), `Cpu0AsmBackend` class is the bridge for asm to obj. Two objects take care big endian and little endian also. It derived from `MCAsmBackend`. Most of code for object file generated is implemented by MCELFStreamer and it's parent.

[Register Cpu0MCSubtargetInfo](#), instance `MCSubtargetInfo` object and initialize with `Cpu0.td` information. [Reg-](#)




Figure 5.1: Register Cpu0MCAsmInfo




Figure 5.2: Register MCCCodeGenInfo




Figure 5.3: Register MCInstrInfo




Figure 5.4: Register MCRegisterInfo




Figure 5.5: Register Cpu0MCCodeEmitter




Figure 5.6: Register MCELFStreamer




Figure 5.7: Register Cpu0AsmBackend




Figure 5.8: Register Cpu0MCSubtargetInfo




Figure 5.9: Register Cpu0InstPrinter



Figure 5.10: MCELFStreamer inherit tree

ister `Cpu0InstPrinter`, instance `Cpu0InstPrinter` to take care printing function for instructions. Like `Register Cpu0MCAsmInfo` to `Register MCRegisterInfo`, it has been defined in 4/1/Cpu0 code for assembly file generated support.

# GLOBAL VARIABLE, STRUCT AND ARRAY

In the previous two chapter, we only access the local variables. Now, we begin from global variable access translation for cpu0 instruction in this chapter. After that, we introduce struct and array type of variable access and their corresponding llvm IR statement, and cpu0 how to translate these llvm IR statements in [section Array and struct support](#). The logic operation “not” support and translation in [section Operator “not” !](#). The [section Display llvm IR nodes with Graphviz](#) will show you the DAG optimization steps and their corresponding llc display options. These DAG optimization steps result can be viewed by Graphviz graphic tool which display very useful information by graphic view. You will appreciate Graphviz support in debug, we think. Next, we adjust cpu0 instructions to support data type for C language in [section Adjust cpu0 instruction and support type of local variable pointer](#). Finally, [section Operator mod, % to take care the C operator %](#).

## 6.1 Global variable

5/1/Cpu0 support the global variable, let's compile ch5\_1.cpp with this version first, and explain the code changes after that.

```
// ch5_1.cpp
int gI = 100;
int main()
{
    int c = 0;

    c = gI;

    return c;
}

[Gamma@localhost InputFiles]$ llvm-dis ch5_1.bc -o ch5_1.ll
[Gamma@localhost InputFiles]$ cat ch5_1.ll
; ModuleID = 'ch5_1.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:
64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-
n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@gI = global i32 100, align 4

define i32 @main() nounwind uwtable {
    %1 = alloca i32, align 4
```

```
%c = alloca i32, align 4
store i32 0, i32* %1
store i32 0, i32* %c, align 4
%2 = load i32* @gI, align 4
store i32 %2, i32* %c, align 4
%3 = load i32* %c, align 4
ret i32 %3
}

[Gamma@localhost InputFiles]$ /usr/local/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/llc -march=cpu0 -relocation-model=pic -filetype=asm
ch5_1.bc -o ch5_1.cpu0.s
[Gamma@localhost InputFiles]$ cat ch5_1.cpu0.s
.section .mdebug.abi32
.previous
.file "ch5_1.bc"
.text
.globl main
.align 2
.type main,@function
.ent main # @main
main:
.frame $sp,8,$lr
.mask 0x00000000,0
.set noreorder
.cupload $t9
.set nomacro
# BB#0: # %entry
    addiu $sp, $sp, -8
    addiu $2, $zero, 0
    st $2, 4($sp)
    st $2, 0($sp)
    lw $2, %got(gI)($gp)
    lw $2, 0($2)
    st $2, 0($sp)
    addiu $sp, $sp, 8
    ret $lr
.set macro
.set reorder
.end main
$tmp1:
.size main, ($tmp1)-main

.type gI,@object # @gI
.data
.globl gI
.align 2
gI:
.4byte 100 # 0x64
.size gI, 4
```

As above code, it translate “load i32\* @gI, align 4” into “lw \$2, %got(gI)(\$gp) ” for llc -march=cpu0 -relocation-model=pic, position-independent mode. It translate the global integer variable gI address into offset of register gp and load from \$gp+(the offset) into register \$2. We can translate it with absolute address mode by following command,

```
[Gamma@localhost InputFiles]$ /usr/local/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/llc -march=cpu0 -relocation-model=static -filetype=
asm ch5_1.bc -o ch5_1.cpu0.static.s
```

```
[Gamma@localhost InputFiles]$ cat ch5_1.cpu0.static.s
...
ldi $2, %hi(gI)
shl $2, $2, 16
ldi $3, %lo(gI)
add $2, $2, $3
lw $2, 0($2)
```

Above code, it load the high address part of gI absolute address (16 bits) to register \$2 and shift 16 bits. Now, the register \$2 got it's high part of gI absolute address. Next, it load the low part of gI absolute address into register 3. Finally, add register \$2 and \$3 into \$2, and load the content of address \$2+offset 0 into register \$2. The “llc -relocation-model=static” is for static link mode which binding the address in static, compile/link time, not dynamic/run time. Except this, you can translate code with following command,

```
[Gamma@localhost InputFiles]$ /usr/local/llvm/3.1.test/cpu0/1/cmake_debug_build/bin/llc -march=cpu0 -relocation-model=static -cpu0-islinux-format=false -filetype=asm ch5_1.bc -o ch5_1.cpu0.islinux-format-false.s
[Gamma@localhost InputFiles]$ cat ch5_1.cpu0.islinux-format-false.s
...
st $2, 0($sp)
ldi $2, %gp_rel(gI)
add $2, $gp, $2
lw $2, 0($2)
...
.section .sdata, "aw",@progbits
.globl gI
```

As above, it translate code with “llc -relocation-model=static -cpu0-islinux-format=false”. The -cpu0-islinux-format default is true which will allocate global variables in data section. With false, it will allocate global variables in sdata section. Section data and sdata are areas for global variable with initial value, int gI = 100 in this example. Section bss and sbss are areas for global variables without initial value (for example, int gI;). Allocate variables in sdata or sbss sections is addressable by 16 bits + \$gp. The static mode with -cpu0-islinux-format=false is still static mode (variable binding in compile/link time) even it's use \$gp relative address. The \$gp content is assigned in compile/link time, change only in program be loaded, and is fixed during run the program while the -relocation-model=pic the \$gp can be changed during program running. For example, if \$gp is assigned to start of .sdata like this example, then %gp\_rel(gI) = (the relative address distance between gI and \$gp) (is 0 in this case). When sdata is loaded into address x, then the gI variable can be got from address x+0 where x is the address stored in \$gp, 0 is \$gp\_rel(gI).

To support global variable, first add IsLinuxOpt command variable to Cpu0Subtarget.cpp. After that, user can run llc with argument “llc -cpu0-islinux-format=false” to specify IsLinuxOpt to false. The IsLinuxOpt is default to true if without specify it. About the cl command, you can refer to <http://llvm.org/docs/CommandLine.html> further.

```
// Cpu0Subtarget.cpp
static cl::opt<bool>
IsLinuxOpt("cpu0-islinux-format", cl::Hidden, cl::init(true),
           cl::desc("Always use linux format."));
```

```
Next add the following code to Cpu0ISellowering.cpp.
// Cpu0ISellowering.cpp
Cpu0TargetLowering::
Cpu0TargetLowering(Cpu0TargetMachine &TM)
: TargetLowering(TM, new Cpu0TargetObjectFile()),
  Subtarget(&TM.getSubtarget<Cpu0Subtarget>()) {
...
// Cpu0 Custom Operations
setOperationAction(ISD::GlobalAddress,           MVT::i32,    Custom);
...
}
```

```

SDValue Cpu0TargetLowering::
LowerOperation(SDValue Op, SelectionDAG &DAG) const
{
    switch (Op.getOpcode())
    {
        case ISD::GlobalAddress:      return LowerGlobalAddress(Op, DAG);
    }
    return SDValue();
}

//=====//
// Lower helper functions
//=====//

//=====//
// Misc Lower Operation implementation
//=====//


SDValue Cpu0TargetLowering::LowerGlobalAddress(SDValue Op,
                                              SelectionDAG &DAG) const {
    // FIXME there isn't actually debug info here
    DebugLoc dl = Op.getDebugLoc();
    const GlobalValue *GV = cast<GlobalAddressSDNode>(Op)->getGlobal();

    if (getTargetMachine().getRelocationModel() != Reloc::PIC_) {
        SDVTList VTs = DAG.getVTList(MVT::i32);

        Cpu0TargetObjectFile &TLOF = (Cpu0TargetObjectFile&)getObjFileLowering();

        // %gp_rel relocation
        if (TLOF.IsGlobalInSmallSection(GV, getTargetMachine())) {
            SDValue GA = DAG.getTargetGlobalAddress(GV, dl, MVT::i32, 0,
                                                     Cpu0II::MO_GPREL);
            SDValue GPRelNode = DAG.getNode(Cpu0ISD::GPRel, dl, VTs, &GA, 1);
            SDValue GOT = DAG.getGLOBAL_OFFSET_TABLE(MVT::i32);
            return DAG.getNode(ISD::ADD, dl, MVT::i32, GOT, GPRelNode);
        }
        // %hi/%lo relocation
        SDValue GAHi = DAG.getTargetGlobalAddress(GV, dl, MVT::i32, 0,
                                                Cpu0II::MO_ABS_HI);
        SDValue GALo = DAG.getTargetGlobalAddress(GV, dl, MVT::i32, 0,
                                                Cpu0II::MO_ABS_LO);
        SDValue HiPart = DAG.getNode(Cpu0ISD::Hi, dl, VTs, &GAHi, 1);
        SDValue Lo = DAG.getNode(Cpu0ISD::Lo, dl, MVT::i32, GALo);
        return DAG.getNode(ISD::ADD, dl, MVT::i32, HiPart, Lo);
    }

    EVT ValTy = Op.getValueType();
    bool HasGotOfst = (GV->hasInternalLinkage() ||
                        (GV->hasLocalLinkage() && !isa<Function>(GV)));
    unsigned GotFlag = (HasGotOfst ? Cpu0II::MO_GOT : Cpu0II::MO_GOT16);
    SDValue GA = DAG.getTargetGlobalAddress(GV, dl, ValTy, 0, GotFlag);
    GA = DAG.getNode(Cpu0ISD::Wrapper, dl, ValTy, GetGlobalReg(DAG, ValTy), GA);
    SDValue ResNode = DAG.getLoad(ValTy, dl, DAG.getEntryNode(), GA,
                                 MachinePointerInfo(), false, false, false, 0);
    // On functions and global targets not internal linked only
    // a load from got/GP is necessary for PIC to work.
    if (!HasGotOfst)

```

```

    return ResNode;
SDValue GALo = DAG.getTargetGlobalAddress(GV, dl, ValTy, 0,
                                         Cpu0II::MO_ABS_LO);
SDValue Lo = DAG.getNode(Cpu0ISD::Lo, dl, ValTy, GALo);
return DAG.getNode(ISD::ADD, dl, ValTy, ResNode, Lo);
}

```

The setOperationAction(ISD::GlobalAddress, MVT::i32, Custom) tell llc that we implement global address operation in C++ function Cpu0TargetLowering::LowerOperation() and llvm will call it when time to translate load IR DAG with gI global variable into machine code. Since may have many setOperationAction(ISD::XXX, MVT::XXX, Custom) in construction function Cpu0TargetLowering() which llvm will call Cpu0TargetLowering::LowerOperation() for each ISD IR DAG node translation, we call LowerGlobalAddress(Op, DAG) by check opcode is case of ISD::GlobalAddress. For static mode, LowerGlobalAddress() will check the translation is for IsGlobalInSmallSection() or not. When IsLinuxOpt is true and static mode, IsGlobalInSmallSection() always return false. LowerGlobalAddress() will translate global variable by create 2 DAG IR nodes ABS\_HI, ABS\_LO for high part and low part of address and one extra node ADD with these two nodes by above code which we list it again as follows.

```

// Cpu0ISelLowering.cpp
...
// %hi/%lo relocation
SDValue GAHi = DAG.getTargetGlobalAddress(GV, dl, MVT::i32, 0,
                                         Cpu0II::MO_ABS_HI);
SDValue GALo = DAG.getTargetGlobalAddress(GV, dl, MVT::i32, 0,
                                         Cpu0II::MO_ABS_LO);
SDValue HiPart = DAG.getNode(Cpu0ISD::Hi, dl, VTs, &GAHi, 1);
SDValue Lo = DAG.getNode(Cpu0ISD::Lo, dl, MVT::i32, GALo);
return DAG.getNode(ISD::ADD, dl, MVT::i32, HiPart, Lo);

```

The DAG list form for these three DAG nodes above code created can be represented as (ADD (Hi(h1, h2), Lo (l1, l2)). Since some DAG node are not with two arguments, we will define the list as (ADD (Hi (...), Lo (...)) or (ADD (Hi, Lo)) sometimes in this book. The corresponding translation machine code of these three nodes are defined in Cpu0InstrInfo.td as follows,

```

// Cpu0InstrInfo.td
// Hi and Lo nodes are used to handle global addresses. Used on
// Cpu0ISelLowering to lower stuff like GlobalAddress, ExternalSymbol
// static model. (nothing to do with Cpu0 Registers Hi and Lo)
def Cpu0Hi : SDNode<"Cpu0ISD::Hi", SDTIntUnaryOp>;
def Cpu0Lo : SDNode<"Cpu0ISD::Lo", SDTIntUnaryOp>;
...
// hi/lo relocs
def : Pat<(Cpu0Hi tglobaladdr:$in), (SHL (LDI ZERO, tglobaladdr:$in), 16)>;
def : Pat<(Cpu0Lo tglobaladdr:$in), (LDI ZERO, tglobaladdr:$in)>;
def : Pat<(add CPURegs:$hi, (Cpu0Lo tglobaladdr:$lo)),
          (ADD CPURegs:$hi, (LDI ZERO, tglobaladdr:$lo))>;

```

Above code meaning translate ABS\_HI into LDI and SHL two instructions. Remember the DAG and Instruction Selection introduced in chapter 3, DAG list (SHL (LDI ...), 16) meaning DAG node LDI and it's parent DAG node SHL two instructions nodes is for list IR DAG ABS\_HI. The Pat<> has two list DAG representation. The left is IR DAG and the right is machine instruction DAG. So after Instruction Selection and Register Allocation, it translate ABS\_HI to,

```

ldi $2, %hi(gI)
shl $2, $2, 16

```

According above code, we know llvm allocate register \$2 for the output operand of LDI instruction and \$2 for SHL instruction in this example. Since (SHL (LDI), 16), the LDI output result will be the SHL first register. The result is

“shl \$2, 16”. Above code Pat<> also define DAG list (add \$hi, (ABS\_LO)) will translate into (ADD \$hi, (LDI ZERO, ...)) where ADD is machine instruction add and LDI is machine instruction ldi which defined in Cpu0InstrInfo.td too. Remember (add \$hi, (ABS\_LO)) meaning add DAG has two operands, first is \$hi and second is the register which the ABS\_LO output result register save to. So, the IR DAG pattern and it's corresponding machine instruction node as follows,

```
ldi    $3, %lo(gI)  // def : Pat<(Cpu0Lo tglobaladdr:$in), (LDI ZERO,
                  // tglobaladdr:$in)>;
// def : Pat<(add CPUREgs:$hi, (Cpu0Lo tglobaladdr:$lo)), (ADD CPUREgs:$hi,
// (LDI ZERO, tglobaladdr:$lo))>;
// So, the second register for add is the output register of ABS_LO IR DAG
// translation result saved to;
// Since LowerGlobalAddress() create list (ADD (Hi, Lo)) with 3 DAG nodes,
// the Hi output register $2 will be the first input register for add.
add $2, $2, $3
```

After translated as above, the register \$2 is the global variable address, so get the global variable by IR DAG load will translate into machine instruction as follows,

```
%2 = load i32* @gI, align 4
=> lw $2, 0($2)
```

When IsLinuxOpt is false and static mode, LowerGlobalAddress() will run the following code to create a DAG list (ADD GOT, GPreL).

```
// %gp_rel relocation
if (TLOF.IsGlobalInSmallSection(GV, getTargetMachine())) {
    SDValue GA = DAG.getTargetGlobalAddress(GV, dl, MVT::i32, 0,
                                             Cpu0II::MO_GPREL);
    SDValue GPreLNode = DAG.getNode(Cpu0ISD::GPreL, dl, VTs, &GA, 1);
    SDValue GOT = DAG.getGLOBAL_OFFSET_TABLE(MVT::i32);
    return DAG.getNode(ISD::ADD, dl, MVT::i32, GOT, GPreLNode);
}
```

As mentioned just before, all global variables allocated in sdata or sbss sections which is addressable by 16 bits + \$gp in compile/link time (address binding in compile time). It equal to offset+GOT where GOT is the base address for global variable and offset is 16 bits. Now, according the following Cpu0InstrInfo.td definition,

```
// Cpu0InstrInfo.td
def Cpu0GPreL : SDNode<"Cpu0ISD::GPreL", SDTIntUnaryOp>;
...
// gp_rel relocs
def : Pat<(add CPUREgs:$gp, (Cpu0GPreL tglobaladdr:$in)),
          (ADD CPUREgs:$gp, (LDI ZERO, tglobaladdr:$in))>;
```

It translate global variable address of list (ADD GOT, GPreL) into machine instructions as follows,

```
ldi $2, %gp_rel(gI)
add $2, $gp, $2
```

Last, when PIC mode, LowerGlobalAddress() will create the DAG list (load DAG.getEntryNode(), (Wrapper GetGlobalReg(), GA)) by the following code in Cpu0ISelDAGToDAG.cpp as follows,

```
bool HasGotOfst = (GV->hasInternalLinkage() ||
                    (GV->hasLocalLinkage() && !isa<Function>(GV)));
unsigned GotFlag = (HasGotOfst ? Cpu0II::MO_GOT : Cpu0II::MO_GOT16);
SDValue GA = DAG.getTargetGlobalAddress(GV, dl, ValTy, 0, GotFlag);
GA = DAG.getNode(Cpu0ISD::Wrapper, dl, ValTy, GetGlobalReg(DAG, ValTy), GA);
SDValue ResNode = DAG.getLoad(ValTy, dl, DAG.getEntryNode(), GA,
```

```

        MachinePointerInfo(), false, false, false, 0);
// On functions and global targets not internal linked only
// a load from got/GP is necessary for PIC to work.
if (!HasGotOfst)
    return ResNode;

// Cpu0ISelDAGToDAG.cpp
/// ComplexPattern used on Cpu0InstrInfo
/// Used on Cpu0 Load/Store instructions
bool Cpu0DAGToDAGISel::
SelectAddr(SDNode *Parent, SDValue Addr, SDValue &Base, SDValue &Offset) {
    ...
    // on PIC code Load GA
    if (Addr.getOpcode() == Cpu0ISD::Wrapper) {
        Base = Addr.getOperand(0);
        Offset = Addr.getOperand(1);
        return true;
    }
    ...
}

```

Then it translate into the following code,

```
lw $2, %got(gI)($gp)
```

Where DAG.getEntryNode() is the register \$2 which decide by Register Allocator, and (Wrapper GetGlobalReg(), GA) translate into Base=\$gp and the 16 bits Offset for \$gp.

Beside above code, add the following code to Cpu0AsmPrinter.cpp and it will emit .cupload asm sudo instruction,

```

// Cpu0AsmPrinter.cpp
/// EmitFunctionBodyStart - Targets can override this to emit stuff before
/// the first basic block in the function.
void Cpu0AsmPrinter::EmitFunctionBodyStart() {
    ...
    // Emit .cupload directive if needed.
    if (EmitCPLoad)
        //-.cupload $t9
        OutStreamer.EmitRawText(StringRef("\t.cupload\t$t9"));
    ...
}

// ch5_1.cpu0.s
.cupload $t9
.set nomacro
# BB#0:
    ldi $sp, -8

```

According Mips Application Binary Interface (ABI), \$t9 (\$25) is the register used in jalr \$25 for long distance function pointer (far subroutine call). The jal %subroutine has 24 bits range of address offset relative to Program Counter (PC) while jalr has 32 bits address range for register size is 32 bits. One example of PIC mode is used in share library. Share library is re-entry code which can be loaded in different memory address decided on run time. The static mode (absolute address mode) is usually designed to load in specific memory address decided on compile time. Since share library can be loaded in different memory address, the global variable address cannot be decide in compile time. As above, the global variable address is translated into the relative address of \$gp. In example code ch5\_1.ll, .cupload is a asm pseudo instruction just before the first instruction of main(), ldi. When the share library main() function be loaded, the loader will assign the \$t9 value to \$gp when meet ".cupload \$t9". After that, the \$gp value is \$9 which point to main(), and the global variable address is the relative address to main().

Above code is for global address DAG translation. Next, add the following code to Cpu0MCInstLower.cpp and Cpu0InstPrinter.cpp for global variable printing operand function.

```

// Cpu0MCInstLower.cpp
MCOperand Cpu0MCInstLower::LowerSymbolOperand(const MachineOperand &MO,
                                                MachineOperandType MOTy,
                                                unsigned Offset) const {
    MCSymbolRefExpr::VariantKind Kind;
    const MCSymbol *Symbol;

    switch (MO.getTargetFlags()) {
        default: llvm_unreachable("Invalid target flag!");
    }
    // Cpu0_GPREL is for llc -march=cpu0 -relocation-model=static
    // -cpu0-islinux-format=false (global var in .sdata)
    case Cpu0II::MO_GPREL: Kind = MCSymbolRefExpr::VK_Cpu0_GPREL; break;

    case Cpu0II::MO_GOT16: Kind = MCSymbolRefExpr::VK_Cpu0_GOT16; break;
    case Cpu0II::MO_GOT: Kind = MCSymbolRefExpr::VK_Cpu0_GOT; break;
    // ABS_HI and ABS_LO is for llc -march=cpu0 -relocation-model=static
    // (global var in .data)
    case Cpu0II::MO_ABS_HI: Kind = MCSymbolRefExpr::VK_Cpu0_ABS_HI; break;
    case Cpu0II::MO_ABS_LO: Kind = MCSymbolRefExpr::VK_Cpu0_ABS_LO; break;
    }

    switch (MOTy) {
    case MachineOperand::MO_GlobalAddress:
        Symbol = Mang->getSymbol(MO.getGlobal());
        break;

    default:
        llvm_unreachable("<unknown operand type>");
    }
    ...
}

MCOperand Cpu0MCInstLower::LowerOperand(const MachineOperand& MO,
                                         unsigned offset) const {
    MachineOperandType MOTy = MO.getType();

    switch (MOTy) {
        ...
    case MachineOperand::MO_GlobalAddress:
        return LowerSymbolOperand(MO, MOTy, offset);
    ...
}

// Cpu0InstPrinter.cpp
...
static void printExpr(const MCExpr *Expr, raw_ostream &OS) {
    ...
    switch (Kind) {
        default: llvm_unreachable("Invalid kind!");
        case MCSymbolRefExpr::VK_None: break;
    }
    // Cpu0_GPREL is for llc -march=cpu0 -relocation-model=static
    case MCSymbolRefExpr::VK_Cpu0_GPREL: OS << "%gp_rel("; break;
    case MCSymbolRefExpr::VK_Cpu0_GOT16: OS << "%got("; break;
    case MCSymbolRefExpr::VK_Cpu0_GOT: OS << "%got("; break;
    case MCSymbolRefExpr::VK_Cpu0_ABS_HI: OS << "%hi("; break;
    case MCSymbolRefExpr::VK_Cpu0_ABS_LO: OS << "%lo("; break;
}

```

```

    }
    ...
}
```

OS is the output stream which output to the assembly file.

The global variable Instruction Selection for DAG translation not like the ordinary IR node translation, it has static (absolute address) and PIC mode. We deal this translation by create DAG nodes in function LowerGlobalAddress() which called by LowerOperation() which is the function take care Custom operation. We set global address for Custom operation by "setOperationAction(ISD::GlobalAddress, MVT::i32, Custom);" in Cpu0TargetLowering() constructor. Different address mode has it's corresponding DAG list be created. By set the pattern Pat<> in Cpu0InstrInfo.td, the llvm can apply the compiler mechanism, pattern match, in the Instruction Selection stage.

There are three type for setXXXAction(), they are Promote, Expand and Custom. Except Custom, the other two usually no need to coding. <http://llvm.org/docs/WritingAnLLVMBackend.html#InstructionSelector> is the references.

## 6.2 Array and struct support

We shift my work to iMac at this point. The Linux platform is fine. The reason we do the shift is for new platform using experience.

LLVM use `getelementptr` to represent the array and struct type in C. Please reference [http://llvm.org/docs/LangRef.html#i\\_getelementptr](http://llvm.org/docs/LangRef.html#i_getelementptr). For ch5\_2.cpp, the llvm IR as follows,

```

// ch5_2.cpp
struct Date
{
    int year;
    int month;
    int day;
};

Date date = {2012, 10, 12};
int a[3] = {2012, 10, 12};

int main()
{
    int day = date.day;
    int i = a[1];

    return 0;
}

// ch5_2.ll
; ModuleID = 'ch5_2.bc'
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-
f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:128:128-n8:16:32-S128"
target triple = "i386-apple-macosx10.8.0"

%struct.Date = type { i32, i32, i32 }

@date = global %struct.Date { i32 2012, i32 10, i32 12 }, align 4
@a = global [3 x i32] [i32 2012, i32 10, i32 12], align 4

define i32 @main() nounwind ssp {
entry:
    %retval = alloca i32, align 4
```

```
%day = alloca i32, align 4
%i = alloca i32, align 4
store i32 0, i32* %retval
%0 = load i32* getelementptr inbounds (%struct.Date* @date, i32 0, i32 2),
align 4
store i32 %0, i32* %day, align 4
%1 = load i32* getelementptr inbounds ([3 x i32]* @a, i32 0, i32 1), align 4
store i32 %1, i32* %i, align 4
ret i32 0
}
```

Run 5/1/Cpu0 with ch5\_2.bc on static mode will get the incorrect asm file as follows,

```
jonathantekiimac:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/Debug/llc -march=cpu0 -relocation-model=static -filetype=
asm ch5_2.bc -o ch5_2.cpu0.static.s
jonathantekiimac:InputFiles Jonathan$ cat ch5_2.cpu0.static.s
.section .mdebug.abi32
.previous
.file "ch5_2.bc"
.text
.globl main
.align 2
.type main,@function
.ent main # @main
main:
.frame $sp,16,$lr
.mask 0x00000000,0
.set noreorder
.set nomacro
# BB#0: # %entry
addiu $sp, $sp, -16
addiu $2, $zero, 0
st $2, 12($sp)
ldi $2, %hi(date)
shl $2, $2, 16
ldi $3, %lo(date)
add $2, $2, $3
lw $2, 0($2) // the correct one is lw $2, 8($2)
st $2, 8($sp)
ldi $2, %hi(a)
shl $2, $2, 16
ldi $3, %lo(a)
add $2, $2, $3
lw $2, 0($2)
st $2, 4($sp)
addiu $sp, $sp, 16
ret $lr
.set macro
.set reorder
.end main
$tmp1:
.size main, ($tmp1)-main

.type date,@object # @date
.data
.globl date
.align 2
```

```

date:
    .4byte 2012          # 0x7dc
    .4byte 10            # 0xa
    .4byte 12            # 0xc
    .size   date, 12

    .type   a,@object      # @a
    .globl  a
    .align  2

a:
    .4byte 2012          # 0x7dc
    .4byte 10            # 0xa
    .4byte 12            # 0xc
    .size   a, 12

```

For “day = date.day”, the correct one is “lw \$2, 8(\$2)”, not “lw \$2, 0(\$2)” since date.day is offset 8(date). Type int is 4 bytes in cpu0, and the date.day has fields year and month before it. Let use debug option in llc to see what’s wrong,

```

jonathantekiimac:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/Debug/llc -march=cpu0 -debug -relocation-model=static
-filetype=asm ch5_2.bc -o ch5_2.cpu0.static.s
...
==== main
Initial selection DAG: BB#0 'main:entry'
SelectionDAG has 20 nodes:
0x7f7f5b02d210: i32 = undef [ORD=1]

    0x7f7f5ac10590: ch = EntryToken [ORD=1]

    0x7f7f5b02d010: i32 = Constant<0> [ORD=1]

    0x7f7f5b02d110: i32 = FrameIndex<0> [ORD=1]

    0x7f7f5b02d210: <multiple use>
0x7f7f5b02d310: ch = store 0x7f7f5ac10590, 0x7f7f5b02d010, 0x7f7f5b02d110,
0x7f7f5b02d210<ST4[%retval]> [ORD=1]

    0x7f7f5b02d410: i32 = GlobalAddress<%struct.Date* @date> 0 [ORD=2]

    0x7f7f5b02d510: i32 = Constant<8> [ORD=2]

    0x7f7f5b02d610: i32 = add 0x7f7f5b02d410, 0x7f7f5b02d510 [ORD=2]

    0x7f7f5b02d210: <multiple use>
0x7f7f5b02d710: i32, ch = load 0x7f7f5b02d310, 0x7f7f5b02d610, 0x7f7f5b02d210
<LD4[getelementptr inbounds (%struct.Date* @date, i32 0, i32 2)]> [ORD=3]

    0x7f7f5b02db10: i64 = Constant<4>

    0x7f7f5b02d710: <multiple use>
    0x7f7f5b02d710: <multiple use>
    0x7f7f5b02d810: i32 = FrameIndex<1> [ORD=4]

    0x7f7f5b02d210: <multiple use>
0x7f7f5b02d910: ch = store 0x7f7f5b02d710:1, 0x7f7f5b02d710, 0x7f7f5b02d810,
0x7f7f5b02d210<ST4[%day]> [ORD=4]

    0x7f7f5b02da10: i32 = GlobalAddress<[3 x i32]* @a> 0 [ORD=5]

```

```
0x7f7f5b02dc10: i32 = Constant<4> [ORD=5]

0x7f7f5b02dd10: i32 = add 0x7f7f5b02da10, 0x7f7f5b02dc10 [ORD=5]

0x7f7f5b02d210: <multiple use>
0x7f7f5b02de10: i32, ch = load 0x7f7f5b02d910, 0x7f7f5b02dd10, 0x7f7f5b02d210
<LD4[getelementptr inbounds ([3 x i32]* @a, i32 0, i32 1)]> [ORD=6]

...

Replacing.3 0x7f7f5b02dd10: i32 = add 0x7f7f5b02da10, 0x7f7f5b02dc10 [ORD=5]

With: 0x7f7f5b030010: i32 = GlobalAddress<[3 x i32]* @a> + 4

Replacing.3 0x7f7f5b02d610: i32 = add 0x7f7f5b02d410, 0x7f7f5b02d510 [ORD=2]

With: 0x7f7f5b02db10: i32 = GlobalAddress<%struct.Date* @date> + 8

Optimized lowered selection DAG: BB#0 'main:entry'
SelectionDAG has 15 nodes:
0x7f7f5b02d210: i32 = undef [ORD=1]

0x7f7f5ac10590: ch = EntryToken [ORD=1]

0x7f7f5b02d010: i32 = Constant<0> [ORD=1]

0x7f7f5b02d110: i32 = FrameIndex<0> [ORD=1]

0x7f7f5b02d210: <multiple use>
0x7f7f5b02d310: ch = store 0x7f7f5ac10590, 0x7f7f5b02d010, 0x7f7f5b02d110,
0x7f7f5b02d210<ST4[%retval]> [ORD=1]

0x7f7f5b02db10: i32 = GlobalAddress<%struct.Date* @date> + 8

0x7f7f5b02d210: <multiple use>
0x7f7f5b02d710: i32, ch = load 0x7f7f5b02d310, 0x7f7f5b02db10, 0x7f7f5b02d210
<LD4[getelementptr inbounds (%struct.Date* @date, i32 0, i32 2)]> [ORD=3]

0x7f7f5b02d710: <multiple use>
0x7f7f5b02d710: <multiple use>
0x7f7f5b02d810: i32 = FrameIndex<1> [ORD=4]

0x7f7f5b02d210: <multiple use>
0x7f7f5b02d910: ch = store 0x7f7f5b02d710:1, 0x7f7f5b02d710, 0x7f7f5b02d810,
0x7f7f5b02d210<ST4[%day]> [ORD=4]

0x7f7f5b030010: i32 = GlobalAddress<[3 x i32]* @a> + 4

0x7f7f5b02d210: <multiple use>
0x7f7f5b02de10: i32, ch = load 0x7f7f5b02d910, 0x7f7f5b030010, 0x7f7f5b02d210
<LD4[getelementptr inbounds ([3 x i32]* @a, i32 0, i32 1)]> [ORD=6]

...
```

By llc -debug, you can see the DAG translation process. As above, the DAG list for date.day (add GlobalAddress<[3 x i32]\* @a> 0, Constant<8>) with 3 nodes is replaced by 1 node GlobalAddress<%struct.Date\* @date> + 8. The DAG

list for `a[1]` is same. The replacement occurs since `TargetLowering.cpp::isOffsetFoldingLegal(...)` return true in “llc -static” static addressing mode as below. In Cpu0 the `lw` instruction format is “`lw $r1, offset($r2)`” which is load `$r2` address+offset to `$r1`. So, we just replace the `isOffsetFoldingLegal(...)` function by override mechanism as below.

```

// TargetLowering.cpp
bool
TargetLowering::isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const {
    // Assume that everything is safe in static mode.
    if (getTargetMachine().getRelocationModel() == Reloc::Static)
        return true;

    // In dynamic-no-pic mode, assume that known defined values are safe.
    if (getTargetMachine().getRelocationModel() == Reloc::DynamicNoPIC &&
        GA &&
        !GA->getGlobal()->isDeclaration() &&
        !GA->getGlobal()->isWeakForLinker())
        return true;

    // Otherwise assume nothing is safe.
    return false;
}

// Cpu0TargetLowering.cpp
bool
Cpu0TargetLowering::isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const {
    // The Mips target isn't yet aware of offsets.
    return false;
}

```

Beyond that, we need to add the following code fragment to `Cpu0ISelDAGToDAG.cpp`,

```

// Cpu0ISelDAGToDAG.cpp
/// ComplexPattern used on Cpu0InstrInfo
/// Used on Cpu0 Load/Store instructions
bool Cpu0DAGToDAGISel::
SelectAddr(SDNode *Parent, SDValue Addr, SDValue &Base, SDValue &Offset) {
...
    // Addresses of the form FI+const or FI/const
    if (CurDAG->isBaseWithConstantOffset(Addr)) {
        ConstantSDNode *CN = dyn_cast<ConstantSDNode>(Addr.getOperand(1));
        if (isInt<16>(CN->getSExtValue())) {

            // If the first operand is a FI, get the TargetFI Node
            if (FrameIndexSDNode *FIN = dyn_cast<FrameIndexSDNode>
                (Addr.getOperand(0)))
                Base = CurDAG->getTargetFrameIndex(FIN->getIndex(), ValTy);
            else
                Base = Addr.getOperand(0);

            Offset = CurDAG->getTargetConstant(CN->getZExtValue(), ValTy);
            return true;
        }
    }
}

```

Recall we have translated DAG list for `date.day` (`add GlobalAddress<[3 x i32]* @a> 0, Constant<8>`) into (`add (add Cpu0ISD::Hi (Cpu0II::MO_ABS_HI), Cpu0ISD::Lo(Cpu0II::MO_ABS_LO)), Constant<8>`) by the following code in `Cpu0ISelLowering.cpp`.

```
// Cpu0ISelLowering.cpp
SDValue Cpu0TargetLowering::LowerGlobalAddress(SDValue Op,
                                              SelectionDAG &DAG) const {
    ...
    // %hi/%lo relocation
    SDValue GAHi = DAG.getTargetGlobalAddress(GV, dl, MVT::i32, 0,
                                              Cpu0II::MO_ABS_HI);
    SDValue GALo = DAG.getTargetGlobalAddress(GV, dl, MVT::i32, 0,
                                              Cpu0II::MO_ABS_LO);
    SDValue HiPart = DAG.getNode(Cpu0ISD::Hi, dl, VTs, &GAHi, 1);
    SDValue Lo = DAG.getNode(Cpu0ISD::Lo, dl, MVT::i32, GALo);
    return DAG.getNode(ISD::ADD, dl, MVT::i32, HiPart, Lo);
    ...
}
```

So, when the SelectAddr(...) of Cpu0ISelDAGToDAG.cpp is called. The Addr SDValue in SelectAddr(..., Addr, ...) is DAG list for date.day (add (add Cpu0ISD::Hi (Cpu0II::MO\_ABS\_HI), Cpu0ISD::Lo(Cpu0II::MO\_ABS\_LO)), Constant<8>). Since Addr.getOpcode() = ISD::ADD, Addr.getOperand(0) = (add Cpu0ISD::Hi (Cpu0II::MO\_ABS\_HI), Cpu0ISD::Lo(Cpu0II::MO\_ABS\_LO)) and Addr.getOperand(1).getOpcode() = ISD::Constant, the Base = SDValue (add Cpu0ISD::Hi (Cpu0II::MO\_ABS\_HI), Cpu0ISD::Lo(Cpu0II::MO\_ABS\_LO)) and Offset = Constant<8>. After set Base and Offset, the load DAG will translate the global address date.day into machine instruction “lw \$r1, 8(\$r2)” in Instruction Selection stage.

5/2/Cpu0 include these changes as above, you can run it with ch5\_2.cpp to get the correct generated instruction “lw \$r1, 8(\$r2)” for date.day access.

### 6.3 Operator “not” !

Files ch5\_3.cpp and ch5\_3.bc are the C source code for “not” boolean operator and it’s corresponding llvm IR. List them as follows,

```
// ch5_3.cpp
int main()
{
    int a = 5;
    int b = 0;

    b = !a;

    return b;
}

; ModuleID = 'ch5_3.bc'
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-
f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:128:128-n8:16:32-S128"
target triple = "i386-apple-macosx10.8.0"

define i32 @main() nounwind ssp {
entry:
    %retval = alloca i32, align 4
    %a = alloca i32, align 4
    %b = alloca i32, align 4
    store i32 0, i32* %retval
    store i32 5, i32* %a, align 4
    store i32 0, i32* %b, align 4
    %0 = load i32* %a, align 4          // a = %0
```

```
%tobool = icmp ne i32 %0, 0    // ne: stand for not equal
%lnot = xor i1 %tobool, true
%conv = zext i1 %lnot to i32
store i32 %conv, i32* %b, align 4
%1 = load i32* %b, align 4
ret i32 %1
}
```

As above comment,  $b = \neg a$ , translate to  $(\text{icmp ne } i32 \%0, 0, \text{true})$ . The  $\%0$  is the virtual register of variable **a** and the result of  $(\text{icmp ne } i32 \%0, 0)$  is 1 bit size. To prove the translation is correct. Let's assume  $\%0 \neq 0$  first, then the  $(\text{icmp ne } i32 \%0, 0) = 1$  (or true), and  $(\text{xor } 1, 1) = 0$ . When  $\%0 = 0$ ,  $(\text{icmp ne } i32 \%0, 0) = 0$  (or false), and  $(\text{xor } 0, 1) = 1$ . So, the translation is correct.

Now, let's run ch5\_3.bc with 5/3/Cpu0 with llc -debug option to get result as follows,

```
118-165-16-22:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/Debug/llc -march=cpu0 -debug -relocation-model=pic
-filetype=asm ch5_3.bc -o ch5_3.cpu0.s
...
==== main
Initial selection DAG: BB#0 'main:entry'
SelectionDAG has 20 nodes:
...
0x7fbfc282c510: <multiple use>
0x7fbfc282c510: <multiple use>
0x7fbfc282bc10: <multiple use>
0x7fbfc282c610: ch = setne [ORD=5]

0x7fbfc282c710: i1 = setcc 0x7fbfc282c510, 0x7fbfc282bc10,
0x7fbfc282c610 [ORD=5]

0x7fbfc282c810: i1 = Constant<-1> [ORD=6]

0x7fbfc282c910: i1 = xor 0x7fbfc282c710, 0x7fbfc282c810 [ORD=6]

0x7fbfc282ca10: i32 = zero_extend 0x7fbfc282c910 [ORD=7]
...
Replacing.3 0x7fbfc282c910: i1 = xor 0x7fbfc282c710, 0x7fbfc282c810 [ORD=6]

With: 0x7fbfc282ec10: i1 = setcc 0x7fbfc282c510, 0x7fbfc282bc10,
0x7fbfc282e910

Optimized lowered selection DAG: BB#0 'main:entry'
SelectionDAG has 17 nodes:
...
0x7fbfc282c510: <multiple use>
0x7fbfc282c510: <multiple use>
0x7fbfc282bc10: <multiple use>
0x7fbfc282e910: ch = seteq

0x7fbfc282ec10: i1 = setcc 0x7fbfc282c510, 0x7fbfc282bc10,
0x7fbfc282e910

0x7fbfc282ca10: i32 = zero_extend 0x7fbfc282ec10 [ORD=7]
...
```

```
Type-legalized selection DAG: BB#0 'main:entry'
SelectionDAG has 18 nodes:
...
0x7fbfc282c510: <multiple use>
0x7fbfc282c510: <multiple use>
0x7fbfc282bc10: <multiple use>
0x7fbfc282e910: ch = seteq [ID=-3]

0x7fbfc282c610: i32 = setcc 0x7fbfc282c510, 0x7fbfc282bc10,
0x7fbfc282e910 [ID=-3]

0x7fbfc282c710: i32 = Constant<1> [ID=-3]

0x7fbfc282c810: i32 = and 0x7fbfc282c610, 0x7fbfc282c710 [ID=-3]

...

```

The (setcc %1, %2, setne) and (xor %3, -1) in “Initial selection DAG” stage corresponding (icmp %1, %2, ne) and (xor %3, 1) in ch5\_3.bc. The argument in xor is 1 bit size (1 and -1 are same, they are all represented by 1). The (zero\_extend %4) of “Initial selection DAG” corresponding (zext i1 %lnot to i32) of ch5\_3.bc. As above it translate 2 DAG nodes (setcc %1, %2, setne) and (xor %3, -1) into 1 DAG node (setcc %1, %2, seteq) in “Optimized lowered selection DAG” stage. This translation is right since for 1 bit size, (xor %3, 1) and (not %3) has same result, and (not (setcc %1, %2, setne)) is equal to (setcc %1, %2, seteq). In “Optimized lowered selection DAG” stage, it also translate (zero\_extern i1 %lnot to 32) into (and %lnot, 1). (zero\_extern i1 %lnot to 32) just expand the %lnot to i32 32 bits result, so translate into (and %lnot, 1) is correct. Finally, translate (setcc %1, %2, seteq) into (xor (xor %1, %2), (ldi \$0, 1) in “Instruction selection” stage by the rule defined in Cpu0InstrInfo.td as follows,

```
// Cpu0InstrInfo.td
// setcc patterns
multiclass SeteqPats<RegisterClass RC, Instruction XOROp,
                    Register ZEROReg> {
    def : Pat<(seteq RC:$lhs, RC:$rhs),
          (XOROp (XOROp RC:$lhs, RC:$rhs), (LDI ZERO, 1))>;
}

defm : SeteqPats<CPUREgs, XOR, ZERO>;
```

After xor, the (and %4, 1) is translated into (and \$2, (ldi \$3, 1)) which is defined before already. List the asm file ch5\_3.cpu0.s code fragment as below, you can check it with the final result.

```
118-165-16-22:InputFiles Jonathan$ cat ch5_3.cpu0.s
...
# BB#0:                                     # %entry
    addiu   $sp, $sp, -16
    addiu   $2, $zero, 0
    st      $2, 12($sp)
    addiu   $3, $zero, 5
    st      $3, 8($sp)
    st      $2, 4($sp)
    lw      $3, 8($sp)
    xor    $2, $3, $2
    ldi    $3, 1
    xor    $2, $2, $3
    addiu   $3, $zero, 1
    and    $2, $2, $3
    st      $2, 4($sp)
    addiu   $sp, $sp, 16
    ret    $lr
```

...

## 6.4 Display Ivm IR nodes with Graphviz

In the previous section, you know the llc -debug will show the DAG translation process in text on terminal. The llc supply the graphic display. In [section Install other tools on imac](#), we mentioned the web for llc graphic display information. We introduce the llc graphic display and tool Graphviz in this section. The graphic display is more readable by eye than display text in terminal. It's not necessary, but sometime it help when you are tired in tracking the DAG translation process. List the llc graphic support options from web <http://llvm.org/docs/CodeGenerator.html?highlight=graph%20view> as follows,

---

**Note:** The llc Graphviz DAG display options

-view-dag-combine1-dags displays the DAG after being built, before the first optimization pass. -view-legalize-dags displays the DAG before Legalization. -view-dag-combine2-dags displays the DAG before the second optimization pass. -view-isel-dags displays the DAG before the Select phase. -view-sched-dags displays the DAG before Scheduling.

---

By tracking llc -debug, you can see the DAG translation steps as follows,

```
Initial selection DAG
Optimized lowered selection DAG
Type-legalized selection DAG
Optimized type-legalized selection DAG
Legalized selection DAG
Optimized legalized selection DAG
Instruction selection
Selected selection DAG
Scheduling
...
```

Let's run llc with option -view-dag-combine1-dags, and open the output result with Graphviz as follows,

```
118-165-12-177:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/Debug/llc -view-dag-combine1-dags -march=cpu0
-relocation-model=pic -filetype=asm ch5_3.bc -o ch5_3.cpu0.s
Writing '/tmp/llvm_84ibpm/dag.main.dot'... done.
118-165-12-177:InputFiles Jonathan$ Graphviz /tmp/llvm_84ibpm/dag.main.dot
```

It will show the /tmp/llvm\_84ibpm/dag.main.dot as *llc option -view-dag-combine1-dags graphic view*.

From *llc option -view-dag-combine1-dags graphic view*, we can see the -view-dag-combine1-dags option is for Initial selection DAG. We list the other view options and their corresponding DAG translation stage as follows,

```
-view-dag-combine1-dags: Initial selection DAG
-view-legalize-dags: Optimized type-legalized selection DAG
-view-dag-combine2-dags: Legalized selection DAG
-view-isel-dags: Optimized legalized selection DAG
-view-sched-dags: Selected selection DAG
```

The -view-isel-dags is important and often used by an llvm backend writer because it is the DAG before instruction selection. The backend programmer need to know what is the DAG to write the pattern match instruction in target description file .td.




Figure 6.1: llc option -view-dag-combine1-dags graphic view

## 6.5 Adjust cpu0 instruction and support type of local variable pointer

We decide add instructions udiv and sra to avoid compiler errors for C language operators “/” in unsigned int and “>>” in signed int as [section Support arithmetic instructions](#) mentioned. To support these 2 operators, we only need to add these code in Cpu0InstsInfo.td as follows,

```
// Cpu0InstsInfo.td
...
def UDIV      : ArithLogicR<0x17, "udiv", udiv, IIIdiv, CPURegs, 1>;
...
/// Shift Instructions
// work, it's for ashr llvm IR instruction
def SRA      : shift_rotate_imm32<0x1B, 0x00, "sra", sra>;
```

Run ch5\_5\_1.cpp with code 5/5/Cpu0 which support udiv, sra and addiu, will get the result as follows,

```
// ch5_5_1.cpp
int main()
{
    int a = 1;
    int b = 2;
    int k = 0;
    unsigned int a1 = -5, f1 = 0;

    f1 = a1 / b;
    k = (a >> 2);

    return k;
}

118-165-13-40:InputFiles Jonathan$ clang -c ch5_5_1.cpp -emit-llvm -o ch5_5_1.bc
118-165-13-40:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/Debug/llc -march=cpu0 -relocation-model=pic -filetype=asm
ch5_5_1.bc -o ch5_5_1.cpu0.s
118-165-13-40:InputFiles Jonathan$ cat ch5_5_1.cpu0.s
...
addiu    $sp, $sp, -24
addiu    $2, $zero, 0
...
udiv    $2, $3, $2
st    $2, 0($sp)
lw    $2, 16($sp)
sra   $2, $2, 2
...
```

To support pointer to local variable, add this code fragment in Cpu0InstrInfo.td and Cpu0InstPrinter.cpp as follows,

```
// Cpu0InstrInfo.td
...
def mem_ea : Operand<i32> {
    let PrintMethod = "printMemOperandEA";
    let MIOperandInfo = (ops CPURegs, simm16);
    let EncoderMethod = "getMemEncoding";
}
...
class EffectiveAddress<string instr_asm, RegisterClass RC, Operand Mem> :
    FMem<0x09, (outs RC:$ra), (ins Mem:$addr),
        instr_asm, [(set RC:$ra, addr:$addr)], IIAlu>;
...
```

```
// FrameIndexes are legalized when they are operands from load/store
// instructions. The same not happens for stack address copies, so an
// add op with mem ComplexPattern is used and the stack address copy
// can be matched. It's similar to Sparc LEA_ADDRi
def LEA_ADDiu : EffectiveAddress<"addiu\t$ra, $addr", CPURegs, mem_ea> {
    let isCodeGenOnly = 1;
}

// Cpu0InstPrinter.cpp
...
void Cpu0InstPrinter:::
printMemOperandEA(const MCInst *MI, int opNum, raw_ostream &O) {
    // when using stack locations for not load/store instructions
    // print the same way as all normal 3 operand instructions.
    printOperand(MI, opNum, O);
    O << ", ";
    printOperand(MI, opNum+1, O);
    return;
}
```

Run ch5\_5\_2.cpp with code 5/5/Cpu0 which support pointer to local variable, will get result as follows,

```
// ch5_5_2.cpp
int main()
{
    int b = 3;

    int* p = &b;

    return *p;
}

118-165-80-195:InputFiles Jonathan$ clang -c ch5_5_2.cpp -emit-llvm -o ch5_5_2.bc
118-165-80-195:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/Debug/llc -march=cpu0 -relocation-model=pic -filetype=asm
ch5_5_2.bc -o ch5_5_2.cpu0.s
118-165-80-195:InputFiles Jonathan$ cat ch5_5_2.cpu0.s
    .section .mdebug.abi32
    .previous
    .file    "ch5_5_2.bc"
    .text
    .globl  main
    .align  2
    .type   main,@function
    .ent    main                      # @main
main:
    .frame  $sp,16,$lr
    .mask   0x00000000,0
    .set    noreorder
    .set    nomacro
# BB#0:                                # %entry
    addiu  $sp, $sp, -16
    addiu  $2, $zero, 0
    st    $2, 12($sp)
    addiu  $2, $zero, 3
    st    $2, 8($sp)
    addiu  $2, $sp, 8
    st    $2, 4($sp)
    addiu  $sp, $sp, 16
```

```

ret $1r
.set    macro
.set    reorder
.end    main
$tmp1:
.size   main, ($tmp1)-main

```

According cpu0 web site instruction definition. There is no addiu instruction definition. We add addiu instruction because we find this instruction is more powerful and reasonable than ldi instruction. We highlight this change in [section CPU0 processor architecture](#). Even with that, we show you how to change our addiu with ldi according the cpu0 original design. 5/5\_2 is the code changes for use ldi instruction. The changes is replace addiu with ldi in Cpu0InstrInfo.td and modify Cpu0FrameLowering.cpp as follows,

```

// Cpu0InstrInfo.td
...
/// Arithmetic Instructions (ALU Immediate)
def LDI      : MoveImm<0x08, "ldi", add, simm16, immSExt16, CPURegs>;
// add defined in include/llvm/Target/TargetSelectionDAG.td, line 315 (def add).
//def ADDiu   : ArithLogicI<0x09, "addiu", add, simm16, immSExt16, CPURegs>;
...
// Small immediates

def : Pat<(i32 immSExt16:$in),
      (LDI ZERO, imm:$in)>

// hi/lo relocs
def : Pat<(Cpu0Hi tglobaladdr:$in), (SHL (LDI ZERO, tglobaladdr:$in), 16)>;
// Expect cpu0 add LUi support, like Mips
//def : Pat<(Cpu0Hi tglobaladdr:$in), (LUi tglobaladdr:$in)>;
def : Pat<(Cpu0Lo tglobaladdr:$in), (LDI ZERO, tglobaladdr:$in)>

def : Pat<(add CPURegs:$hi, (Cpu0Lo tglobaladdr:$lo)),
      (ADD CPURegs:$hi, (LDI ZERO, tglobaladdr:$lo))>

// gp_rel relocs
def : Pat<(add CPURegs:$gp, (Cpu0GPRel tglobaladdr:$in)),
      (ADD CPURegs:$gp, (LDI ZERO, tglobaladdr:$in))>

def : Pat<(not CPURegs:$in),
      (XOR CPURegs:$in, (LDI ZERO, 1))>

// Cpu0FrameLowering.cpp
...
void Cpu0FrameLowering::emitPrologue(MachineFunction &MF) const {
    ...
    // Adjust stack.
    if (isInt<16>(-StackSize)) {
        // ldi fp, (-stacksize)
        // add sp, sp, fp
        BuildMI(MBB, MBBI, dl, TII.get(Cpu0::LDI), Cpu0::FP).addReg(Cpu0::FP)
            .addImm(-StackSize);
        BuildMI(MBB, MBBI, dl, TII.get(Cpu0::ADD), SP).addReg(SP).addReg(Cpu0::FP);
    }
    ...
}

```

```

void Cpu0FrameLowering::emitEpilogue(MachineFunction &MF,
                                      MachineBasicBlock &MBB) const {
    ...
    // Adjust stack.
    if (isInt<16>(-StackSize)) {
        // ldi fp, (-stacksize)
        // add sp, sp, fp
        BuildMI(MBB, MBBI, dl, TII.get(Cpu0::LDI), Cpu0::FP).addReg(Cpu0::FP)
            .addImm(-StackSize);
        BuildMI(MBB, MBBI, dl, TII.get(Cpu0::ADD), SP).addReg(SP).addReg(Cpu0::FP);
    }
    ...
}

```

As above code, we use **add** IR binary instruction (1 register operand and 1 immediate operand, and the register operand is fixed with ZERO) in our solution since we didn't find the **move** IR unary in instruction. This code is correct since all the immediate value is translated into "ldi Zero, imm/address", and IR **add** node with address, like (add CPURegs:\$gp, (Cpu0GPRel tglobaladdr:\$in)), ..., is translated into (ADD CPURegs:\$gp, (LDI ZERO, tglobaladdr:\$in)). Let's run 5/5\_2/Cpu0 with ch5\_5\_1.cpp and ch5\_1.cpp to get the correct result below. As you will see, "addiu \$sp, \$sp, -24" will be replaced with the pair instructions of "ldi \$fp, -24" and "add \$sp, \$sp, \$fp". Since the \$sp pointer adjustment is so frequently occurs (it occurs in every function entry and exit point), we reserve the \$fp to the pair of stack adjustment instructions "ldi" and "add". If we didn't reserve the dedicate registers \$fp and \$sp, it need to save and restore them in the stack adjustment. It meaning more instructions running cost in this. Anyway, the pair of "ldi" and "add" to adjust stack pointer is double in cost compete to "addiu", that's the benefit we mentioned in section "2.1 CPU0 processor architecture".

```

118-165-80-163:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/Debug/llc -march=cpu0 -relocation-model=pic -filetype=asm
ch5_5_1.bc -o ch5_5_1.cpu0.s
118-165-80-195:InputFiles Jonathan$ cat ch5_5_1.cpu0.s
.section .mdebug.abi32
.previous
.file "ch5_5_1.bc"
.text
.globl main
.align 2
.type main,@function
.ent main # @main
main:
.cfi_startproc
.frame $sp,24,$lr
.mask 0x00000000,0
.set noreorder
.set nomacro
# BB#0:
    ldi $fp, -24
    add $sp, $sp, $fp
$tmp1:
.cfi_def_cfa_offset 24
    ldi $2, 0
    st $2, 20($sp)
    ldi $3, 1
    st $3, 16($sp)
    ldi $3, 2
    st $3, 12($sp)
    st $2, 8($sp)
    ldi $3, -5
    st $3, 4($sp)

```

```

st  $2, 0($sp)
lw  $2, 12($sp)
lw  $3, 4($sp)
udiv $2, $3, $2
st  $2, 0($sp)
lw  $2, 16($sp)
sra $2, $2, 2
st  $2, 8($sp)
ldi $fp, 24
add $sp, $sp, $fp
ret $lr
.set  macro
.set  reorder
.end  main
$tmp2:
.size  main, ($tmp2)-main
.cfi_endproc

118-165-80-195:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/Debug/llc -march=cpu0 -relocation-model=static
-cpu0-islinux-format=false -filetype=asm ch5_1.bc -o ch5_1.cpu0.islinux-format-
false.s
118-165-80-195:InputFiles Jonathan$ cat ch5_1.cpu0.islinux-format-false.s
.section .mdebug.abi32
.previous
.file  "ch5_1.bc"
.text
.globl main
.align 2
.type  main,@function
.ent   main          # @main
main:
.cfi_startproc
.frame $sp,8,$lr
.mask 0x00000000,0
.set  noreorder
.set  nomacro
# BB#0:
ldi $fp, -8
add $sp, $sp, $fp
$tmp1:
.cfi_def_cfa_offset 8
ldi $2, 0
st  $2, 4($sp)
st  $2, 0($sp)
ldi $2, %gp_rel(gI)
add $2, $gp, $2
lw  $2, 0($2)
st  $2, 0($sp)
ldi $fp, 8
add $sp, $sp, $fp
ret $lr
.set  macro
.set  reorder
.end  main
$tmp2:
.size  main, ($tmp2)-main
.cfi_endproc

```

```

.type    gI,@object          # @gI
.section .sdata,"aw",@progbits
.globl  gI
.align  2
gI:
.4byte 100                 # 0x64
.size   gI, 4

```

## 6.6 Operator mod, %

Example input code ch5\_6.cpp which contains the C operator “%” and it’s corresponding llvm IR, as follows,

```

// ch5_6.cpp
int main()
{
    int b = 11;

    b = (b+1)%12;

    return b;
}

; ModuleID = 'ch5_6.bc'
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-
f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:128:128-n8:16:32-S128"
target triple = "i386-apple-macosx10.8.0"

define i32 @main() nounwind ssp {
entry:
    %retval = alloca i32, align 4
    %b = alloca i32, align 4
    store i32 0, i32* %retval
    store i32 11, i32* %b, align 4
    %0 = load i32* %b, align 4
    %add = add nsw i32 %0, 1
    %rem = srem i32 %add, 12
    store i32 %rem, i32* %b, align 4
    %1 = load i32* %b, align 4
    ret i32 %1
}

```

LLVM srem is the IR corresponding “%”, reference [http://llvm.org/docs/LangRef.html#i\\_srem](http://llvm.org/docs/LangRef.html#i_srem). Copy the reference as follows,

**Note:** ‘srem’ Instruction

**Syntax:** <result> = srem <ty> <op1>, <op2> ; yields {ty}:result

**Overview:** The ‘srem’ instruction returns the remainder from the signed division of its two operands. This instruction can also take vector versions of the values in which case the elements must be integers.

**Arguments:** The two arguments to the ‘srem’ instruction must be integer or vector of integer values. Both arguments must have identical types.

**Semantics:** This instruction returns the remainder of a division (where the result is either zero or has the same sign as the dividend, op1), not the modulo operator (where the result is either zero or has the same sign as the divisor, op2) of

a value. For more information about the difference, see The Math Forum. For a table of how this is implemented in various languages, please see Wikipedia: modulo operation.

Note that signed integer remainder and unsigned integer remainder are distinct operations; for unsigned integer remainder, use ‘urem’.

Taking the remainder of a division by zero leads to undefined behavior. Overflow also leads to undefined behavior; this is a rare case, but can occur, for example, by taking the remainder of a 32-bit division of -2147483648 by -1. (The remainder doesn’t actually overflow, but this rule lets srem be implemented using instructions that return both the result of the division and the remainder.)

**Example:** <result> = srem i32 4, %var ; yields {i32}:result = 4 % %var

---

**Run 5/5/Cpu0 with input file ch5\_6.bc and llc option –view-isel-dags as follows,** will get the error message as follows and the llvm DAG of :ref::globalvar\_f2.

```
118-165-79-37:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/2/
cmake_debug_build/bin/Debug/llc -march=cpu0 -view-isel-dags -relocation-model=
pic -filetype=asm ch5_6.bc -o ch5_6.cpu0.s
...
LLVM ERROR: Cannot select: 0x7fa73a02ea10: i32 = mulhs 0x7fa73a02c610,
0x7fa73a02e910 [ID=12]
 0x7fa73a02c610: i32 = Constant<12> [ORD=5] [ID=7]
 0x7fa73a02e910: i32 = Constant<715827883> [ID=9]
```

LLVM replace srem divide operation with multiply operation in DAG optimization because DIV operation cost more in time than MUL. For example code “int b = 11; b=(b+1)%12;”, it translate into :ref::globalvar\_f2. We verify the result and explain by calculate the value in each node. The  $0xC * 0x2AAAAAAAB = 0x200000004$ , (mulhs 0xC, 0x2AAAAAAAB) meaning get the Signed mul high word (32bits). Multiply with 2 operands of 1 word size generate the 2 word size of result (0x2, 0xAAAAAAAB). The high word result, in this case is 0x2. The final result (sub 12, 12) is 0 which match the statement  $(11+1)\%12$ .

Let’s run 5/6\_1/Cpu0 with llc option -view-sched-dags to get :ref::globalvar\_f3. Similarly, SMMUL get the high word of multiply result.

Follows is the result of run 5/6\_1/Cpu0 with ch5\_6.bc.

```
118-165-71-252:InputFiles Jonathan$ cat ch5_6.cpu0.s
.section .mdebug.abi32
.previous
.file "ch5_6.bc"
.text
.globl main
.align 2
.type main,@function
.ent main # @main
main:
.frame $sp,8,$lr
.mask 0x00000000,0
.set noreorder
.set nomacro
# BB#0: # %entry
addiu $sp, $sp, -8
addiu $2, $zero, 0
st $2, 4($sp)
addiu $2, $zero, 11
st $2, 0($sp)
addiu $2, $zero, 10922
shl $2, $2, 16
```




Figure 6.2: ch5\_6.bc DAG




Figure 6.3: Translate ch5\_6.bc into cpu0 backend DAG

```

addiu  $3, $zero, 43691
or  $3, $2, $3
addiu  $2, $zero, 12
smmul  $3, $2, $3
shr $4, $3, 31
sra $3, $3, 1
add $3, $3, $4
mul $3, $3, $2
sub $2, $2, $3
st  $2, 0($sp)
addiu  $sp, $sp, 8
ret $lr
.set  macro
.set  reorder
.end  main
$tmp1:
.size  main, ($tmp1)-main

```

The other instruction UMMUL and llvm IR mulhu are unsigned int type for operator %. You can check it by unmark the “unsigned int b = 11;” in ch5\_6.cpp.

Use SMMUL instruction to get the high word of multiplication result is adopted in ARM. Mips use MULT instruction and save the high & low part to register HI and LO. After that, use mfhi/mflo to move register HI/LO to your general purpose register. ARM SMMUL is fast if you only need the HI part of result (it ignore the LO part of operation). Meanwhile Mips is fast if you need both the HI and LO result. If you need the LO part of result, you can use Cpu0 MUL instruction which only get the LO part of result. 5/6\_2/Cpu0 is implemented with Mips MULT style. We choose it as the implementation of this book. For Mips style implementation, we add the following code in Cpu0RegisterInfo.td, Cpu0InstrInfo.td and Cpu0ISelDAGToDAG.cpp. And list the related DAG nodes mulhs and mulhu which are used in 5/6\_2/Cpu0 from TargetSelectionDAG.td.

```

// Cpu0RegisterInfo.td
...
// Hi/Lo registers
def HI  : Register<"hi">, DwarfRegNum<[18]>;
def LO  : Register<"lo">, DwarfRegNum<[19]>;

// Cpu0InstrInfo.td
...
// Mul, Div
class Mult<bits<8> op, string instr_asm, InstrItinClass itin,
           RegisterClass RC, list<Register> DefRegs>:
    FL<op, (outs), (ins RC:$ra, RC:$rb),
       !strconcat(instr_asm, "\t$ra, $rb"), [], itin> {
        let imm16 = 0;
        let isCommutable = 1;
        let Defs = DefRegs;
        let neverHasSideEffects = 1;
    }

    class Mult32<bits<8> op, string instr_asm, InstrItinClass itin>:
        Mult<op, instr_asm, itin, CPURegs, [HI, LO]>;

// Move from Hi/Lo
class MoveFromLOHI<bits<8> op, string instr_asm, RegisterClass RC,
                  list<Register> UseRegs>:
    FL<op, (outs RC:$ra), (ins),
       !strconcat(instr_asm, "\t$ra"), [], IIHiLo> {
        let rb = 0;

```

```

let imm16 = 0;
let Uses = UseRegs;
let neverHasSideEffects = 1;
}

...
def MULT      : Mult32<0x50, "mult", IIImul>;
def MULTu     : Mult32<0x51, "multu", IIImul>;

def MFHI : MoveFromLOHI<0x40, "mfhi", CPURegs, [HI]>;
def MFLO : MoveFromLOHI<0x41, "mflo", CPURegs, [LO]>;

// Cpu0ISelDAGToDAG.cpp
...
/// Select multiply instructions.
std::pair<SDNode*, SDNode*>
Cpu0DAGToDAGISel::SelectMULT(SDNode *N, unsigned Opc, DebugLoc dl, EVT Ty,
                               bool HasLo, bool HasHi) {
    SDNode *Lo = 0, *Hi = 0;
    SDNode *Mul = CurDAG->getMachineNode(Opc, dl, MVT::Glue, N->getOperand(0),
                                            N->getOperand(1));
    SDValue InFlag = SDValue(Mul, 0);

    if (HasLo) {
        Lo = CurDAG->getMachineNode(Cpu0::MFLO, dl,
                                       Ty, MVT::Glue, InFlag);
        InFlag = SDValue(Lo, 1);
    }
    if (HasHi)
        Hi = CurDAG->getMachineNode(Cpu0::MFHI, dl,
                                       Ty, InFlag);

    return std::make_pair(Lo, Hi);
}

/// Select instructions not customized! Used for
/// expanded, promoted and normal instructions
SDNode* Cpu0DAGToDAGISel::Select(SDNode *Node) {
    unsigned Opcode = Node->getOpcode();
    ...
    switch(Opcode) {
    default: break;

    case ISD::MULHS:
    case ISD::MULHU: {
        MultOpc = (Opcode == ISD::MULHU ? Cpu0::MULTu : Cpu0::MULT);
        return SelectMULT(Node, MultOpc, dl, NodeTy, false, true).second;
    }
    ...
}
}

// TargetSelectionDAG.td
...
def mulhs      : SDNode<"ISD::MULHS"      , SDTIntBinOp, [SDNPCommutative]>;
def mulhu     : SDNode<"ISD::MULHU"      , SDTIntBinOp, [SDNPCommutative]>;


```

Except the custom type, llvm IR operations of expand and promote type will call Cpu0DAGToDAGISel::Select() during instruction selection of DAG translation. In Select(), it return the HI part of multiplication result to HI register, for IR operations of mulhs or mulhu, and LO part to LO register. After that, MFHI instruction move the HI register to

\$ra register. MFHI instruction is FL format and only use \$ra register, we set the \$rb and imm16 to 0. :ref:`globalvar\_f4` and ch5\_6.cpu0.s are the result of compile ch5\_6.bc.

```
118-165-71-252:InputFiles Jonathan$ cat ch5_6.cpu0.s
.section .mdebug.abi32
.previous
.file "ch5_6.bc"
.text
.globl main
.align 2
.type main,@function
.ent main          # @main
main:
.frame $sp,8,$lr
.mask 0x00000000,0
.set noreorder
.set nomacro
# BB#0:          # %entry
    addiu $sp, $sp, -8
    addiu $2, $zero, 0
    st $2, 4($sp)
    addiu $2, $zero, 11
    st $2, 0($sp)
    addiu $2, $zero, 10922
    addiu $2, $2, 16
    addiu $3, $zero, 43691
    or $3, $2, $3
    addiu $2, $zero, 12
    mult $2, $3
    mfhi $3
    shr $4, $3, 31
    sra $3, $3, 1
    add $3, $3, $4
    mul $3, $3, $2
    sub $2, $2, $3
    st $2, 0($sp)
    addiu $sp, $sp, 8
    ret $lr
.set macro
.set reorder
.end main
$tmp1:
.size main, ($tmp1)-main
```

Example input file ch5\_6\_2.cpp combine the pointer variable and operator % support. You can compile it and check the result.





# CONTROL FLOW STATEMENT

We will show you the corresponding IR for control flow statements, like “if else”, “while” and “for” loop statements in C, and how to translate these control flow statements of llvm IR into cpu0 instructions in this chapter.

## 7.1 Control flow statement

Run ch6\_1.cpp with clang will get result as follows,

```
// ch6_1.cpp
int main()
{
    unsigned int a = 0;
    int b = 1;
    int c = 2;
    int d = 3;
    int e = 4;
    int f = 5;
    int g = 6;
    int h = 7;
    int i = 8;

    if (a == 0) {
        a++;
    }
    if (b != 0) {
        b++;
    }
    if (c > 0) {
        c++;
    }
    if (d >= 0) {
        d++;
    }
    if (e < 0) {
        e++;
    }
    if (f <= 0) {
        f++;
    }
    if (g <= 1) {
        g++;
    }
}
```

```

if (h >= 1) {
    h++;
}
if (i < h) {
    i++;
}
if (a != b) {
    a++;
}

return a;
}

; ModuleID = 'ch6_1_1.bc'
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-
f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:128:128-n8:16:32-S128"
target triple = "i386-apple-macosx10.8.0"

define i32 @main() nounwind ssp {
entry:
%retval = alloca i32, align 4
%a = alloca i32, align 4
%b = alloca i32, align 4
%c = alloca i32, align 4
%d = alloca i32, align 4
%e = alloca i32, align 4
%f = alloca i32, align 4
%g = alloca i32, align 4
%h = alloca i32, align 4
%i = alloca i32, align 4
store i32 0, i32* %retval
store i32 0, i32* %a, align 4
store i32 1, i32* %b, align 4
store i32 2, i32* %c, align 4
store i32 3, i32* %d, align 4
store i32 4, i32* %e, align 4
store i32 5, i32* %f, align 4
store i32 6, i32* %g, align 4
store i32 7, i32* %h, align 4
store i32 8, i32* %i, align 4
%0 = load i32* %a, align 4
%cmp = icmp eq i32 %0, 0
br i1 %cmp, label %if.then, label %if.end

if.then: ; preds = %entry
%1 = load i32* %a, align 4
%inc = add i32 %1, 1
store i32 %inc, i32* %a, align 4
br label %if.end

if.end: ; preds = %if.then, %entry
%2 = load i32* %b, align 4
%cmp1 = icmp ne i32 %2, 0
br i1 %cmp1, label %if.then2, label %if.end4

if.then2: ; preds = %if.end
%3 = load i32* %b, align 4
%inc3 = add nsw i32 %3, 1

```

```

store i32 %inc3, i32* %b, align 4
br label %if.end4

if.end4:                                ; preds = %if.then2, %if.end
  %4 = load i32* %c, align 4
  %cmp5 = icmp sgt i32 %4, 0
  br i1 %cmp5, label %if.then6, label %if.end8

if.then6:                                ; preds = %if.end4
  %5 = load i32* %c, align 4
  %inc7 = add nsw i32 %5, 1
  store i32 %inc7, i32* %c, align 4
  br label %if.end8

if.end8:                                ; preds = %if.then6, %if.end4
  %6 = load i32* %d, align 4
  %cmp9 = icmp sge i32 %6, 0
  br i1 %cmp9, label %if.then10, label %if.end12

if.then10:                               ; preds = %if.end8
  %7 = load i32* %d, align 4
  %inc11 = add nsw i32 %7, 1
  store i32 %inc11, i32* %d, align 4
  br label %if.end12

if.end12:                                ; preds = %if.then10, %if.end8
  %8 = load i32* %e, align 4
  %cmp13 = icmp slt i32 %8, 0
  br i1 %cmp13, label %if.then14, label %if.end16

if.then14:                               ; preds = %if.end12
  %9 = load i32* %e, align 4
  %inc15 = add nsw i32 %9, 1
  store i32 %inc15, i32* %e, align 4
  br label %if.end16

if.end16:                                ; preds = %if.then14, %if.end12
  %10 = load i32* %f, align 4
  %cmp17 = icmp sle i32 %10, 0
  br i1 %cmp17, label %if.then18, label %if.end20

if.then18:                               ; preds = %if.end16
  %11 = load i32* %f, align 4
  %inc19 = add nsw i32 %11, 1
  store i32 %inc19, i32* %f, align 4
  br label %if.end20

if.end20:                                ; preds = %if.then18, %if.end16
  %12 = load i32* %g, align 4
  %cmp21 = icmp sle i32 %12, 1
  br i1 %cmp21, label %if.then22, label %if.end24

if.then22:                               ; preds = %if.end20
  %13 = load i32* %g, align 4
  %inc23 = add nsw i32 %13, 1
  store i32 %inc23, i32* %g, align 4
  br label %if.end24

```

```

if.end24:                                ; preds = %if.then22, %if.end20
    %14 = load i32* %h, align 4
    %cmp25 = icmp sge i32 %14, 1
    br i1 %cmp25, label %if.then26, label %if.end28

if.then26:                                ; preds = %if.end24
    %15 = load i32* %h, align 4
    %inc27 = add nsw i32 %15, 1
    store i32 %inc27, i32* %h, align 4
    br label %if.end28

if.end28:                                ; preds = %if.then26, %if.end24
    %16 = load i32* %i, align 4
    %17 = load i32* %h, align 4
    %cmp29 = icmp slt i32 %16, %17
    br i1 %cmp29, label %if.then30, label %if.end32

if.then30:                                ; preds = %if.end28
    %18 = load i32* %i, align 4
    %inc31 = add nsw i32 %18, 1
    store i32 %inc31, i32* %i, align 4
    br label %if.end32

if.end32:                                ; preds = %if.then30, %if.end28
    %19 = load i32* %a, align 4
    %20 = load i32* %b, align 4
    %cmp33 = icmp ne i32 %19, %20
    br i1 %cmp33, label %if.then34, label %if.end36

if.then34:                                ; preds = %if.end32
    %21 = load i32* %a, align 4
    %inc35 = add i32 %21, 1
    store i32 %inc35, i32* %a, align 4
    br label %if.end36

if.end36:                                ; preds = %if.then34, %if.end32
    %22 = load i32* %a, align 4
    ret i32 %22
}

```

The “icmp ne” stand for integer compare NotEqual, “slt” stand for Set Less Than, “sle” stand for Set Less Equal. Run version 5/6\_2/Cpu0 with llc -view-isel-dags or -debug option, you can see it has translated if statement into (br (brcond (%1, setcc(%2, Constant<c>, setne)), BasicBlock\_02), BasicBlock\_01). Ignore %1, we get the form (br (brcond (setcc(%2, Constant<c>, setne)), BasicBlock\_02), BasicBlock\_01). For explanation, We list the IR DAG as follows,

```

%cond=setcc(%2, Constant<c>, setne)
brcond %cond, BasicBlock_02
br BasicBlock_01
    We want to translate them into cpu0 instructions DAG as follows,
addiu %3, ZERO, Constant<c>
cmp %2, %3
jne BasicBlock_02
jmp BasicBlock_01

```

For the first addiu instruction as above which move Constant<c> into register, we have defined it before by the following code,

```

// Cpu0InstrInfo.td
...
// Small immediates
def : Pat<(i32 immSExt16:$in),
      (ADDiu ZERO, imm:$in)>;

// Arbitrary immediates
def : Pat<(i32 imm:$imm),
      (OR (SHL (ADDiu ZERO, (HI16 imm:$imm)), 16),
       (ADDiu ZERO, (LO16 imm:$imm)))>;

```

For the last IR br, we translate unconditional branch (br BasicBlock\_01) into jmp BasicBlock\_01 by the following pattern definition,

```

def brtarget : Operand<OtherVT> {
    let EncoderMethod = "getBranchTargetOpValue";
    let OperandType = "OPERAND_PCREL";
    let DecoderMethod = "DecodeBranchTarget";
}
...
// Unconditional branch
class UncondBranch<bits<8> op, string instr_asm>:
    BranchBase<op, (outs), (ins brtarget:$imm24),
                 !strconcat(instr_asm, "\t$imm24"), [(br bb:$imm24)], IIBranch> {
        let isBranch = 1;
        let isTerminator = 1;
        let isBarrier = 1;
        let hasDelaySlot = 0;
    }
...
def JMP : UncondBranch<0x26, "jmp">;

```

The pattern [(br bb:\$imm24)] in class UncondBranch is translated into jmp machine instruction. The other two cpu0 instructions translation is more complicate than simple one-to-one IR to machine instruction translation we have experienced until now. To solve this chained IR to machine instructions translation, we define the following pattern,

```

// brcond patterns
multiclass BrcondPats<RegisterClass RC, Instruction JEQOp, Instruction JNEOp,
                      Instruction JLTOp, Instruction JGTOp, Instruction JLEOp, Instruction JGEOp,
                      Instruction CMPOp> {
...
def : Pat<(brcond (i32 (setne RC:$lhs, RC:$rhs)), bb:$dst),
           (JNEOp (CMPOp RC:$lhs, RC:$rhs), bb:$dst)>;
...
def : Pat<(brcond RC:$cond, bb:$dst),
           (JNEOp (CMPOp RC:$cond, ZEROReg), bb:$dst)>;

```

Above definition support (setne RC:\$lhs, RC:\$rhs) register to register compare. There are other compare, seteq, setlt, ... . In addition to seteq, setne, ..., we define setueq, setune, ..., by reference Mips code even though we didn't find how setune came from. We have tried to define unsigned int type, but clang still generate setne. Pattern search order is according their appear order in context. The last pattern (brcond RC:\$cond, bb:\$dst) is meaning branch to \$dst if \$cond != 0, it is equal to (JNEOp (CMPOp RC:\$cond, ZEROReg), bb:\$dst) in cpu0 translation.

The CMP instruction will set the result to register SW, and JNE is check the condition based on SW status. Since SW is a reserved register, it will be correct even an instruction is inserted between CMP and JNE as follows,

```

cmp %2, %3
addiu $r1, $r2, 3 // $r1 register never be allocated to $SW
jne BasicBlock_02

```

The reserved registers setting by the following function code we defined before,

```
// Cpu0RegisterInfo.cpp
...
// pure virtual method
BitVector Cpu0RegisterInfo::getReservedRegs(const MachineFunction &MF) const {
    static const uint16_t ReservedCPURegs[] = {
        Cpu0::ZERO, Cpu0::AT, Cpu0::GP, Cpu0::FP,
        Cpu0::SW, Cpu0::SP, Cpu0::LR, Cpu0::PC
    };
    BitVector Reserved(getNumRegs());
    typedef TargetRegisterClass::iterator RegIter;

    for (unsigned I = 0; I < array_lengthof(ReservedCPURegs); ++I)
        Reserved.set(ReservedCPURegs[I]);

    // If GP is dedicated as a global base register, reserve it.
    if (MF.getInfo<Cpu0FunctionInfo>()->globalBaseRegFixed()) {
        Reserved.set(Cpu0::GP);
    }

    return Reserved;
}
```

Although the following definition in Cpu0RegisterInfo.td has no real effect in Reserved Registers, you should comment the Reserved Registers in it for readability.

```
// Cpu0RegisterInfo.td
...
=====//
// Register Classes
=====//

def CPUREgs : RegisterClass<"Cpu0", [i32], 32, (add
    // Return Values and Arguments
    V0, V1, A0, A1,
    // Not preserved across procedure calls
    T9,
    // Callee save
    S0, S1, S2,
    // Reserved
    ZERO, AT, GP, FP, SW, SP, LR, PC)>;
```

By the following llc option, you can get the obj file and dump it's content by hexdump as follows,

```
118-165-79-206:InputFiles Jonathan$ cat ch6_1_1.cpu0.s
...
    lw    $3, 32($sp)
    cmp   $3, $2
    jne   $BB0_2
    jmp   $BB0_1
$BB0_1:                                # %if.then
    lw    $2, 32($sp)
    addiu $2, $2, 1
    st    $2, 32($sp)
$BB0_2:                                # %if.end
    lw    $2, 28($sp)
...
```

```
118-165-79-206:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/Debug/llc -march=cpu0 -relocation-model=pic -filetype=obj
ch6_1_1.bc -o ch6_1_1.cpu0.o
```

```
118-165-79-206:InputFiles Jonathan$ hexdump ch6_1_1.cpu0.o
// jmp offset is 0x10=16 bytes which is correct
0000080 ..... 10 20 20 02 21 00 00 10
0000090 26 00 00 00 .....
```

The immediate value of jne (op 0x21) is 16; The offset between jne and \$BB0\_2 is 20 (5 words = 5\*4 bytes). Suppose the jne address is X, then the label \$BB0\_2 is X+20. Cpu0 is RISC cpu0 with 3 stages of pipeline which are fetch, decode and execution according to cpu0 web site information. The cpu0 do branch instruction execution at decode stage which like mips. After the jne instruction fetched, the PC (Program Counter) is X+4 since cpu0 update PC at fetch stage. The \$BB0\_2 address is equal to PC+16 for the jne branch instruction execute at decode stage. List and explain this again as follows,

```
// Fetch instruction stage for jne instruction. The fetch stage
// can be divided into 2 cycles. First cycle fetch the
// instruction. Second cycle adjust PC = PC+4.
jne $BB0_2 // Do jne compare in decode stage. PC = X+4 at this stage.
// When jne immediate value is 16, PC = PC+16. It will fetch
// X+20 which equal to label $BB0_2 instruction, lw $2, 28($sp).
jmp $BB0_1
$BB0_1: # %if.then
    lw $2, 32($sp)
    addiu $2, $2, 1
    st $2, 32($sp)
$BB0_2: # %if.end
    lw $2, 28($sp)
```

If cpu0 do jne compare in execution stage, then we should set PC=PC+12, offset of (\$BB0\_2, jne \$BB02) – 8, in this example.

Cpu0 is for teaching purpose and didn't consider the performance with design. In reality, the conditional branch is important in performance of CPU design. According bench mark information, every 7 instructions will meet 1 branch instruction in average. Cpu0 take 2 instructions for conditional branch, (jne(cmp...)), while Mips use one instruction (bne).

Finally we list the code added for full support of control flow statement,

```
// Cpu0MCCodeEmitter.cpp
/// getBranchTargetOpValue - Return binary encoding of the branch
/// target operand. If the machine operand requires relocation,
/// record the relocation and return zero.
unsigned Cpu0MCCodeEmitter:::
getBranchTargetOpValue(const MCInst &MI, unsigned OpNo,
                      SmallVectorImpl<MCFixup> &Fixups) const {

    const MCOperand &MO = MI.getOperand(OpNo);
    assert(MO.isExpr() && "getBranchTargetOpValue expects only expressions");

    const MCExpr *Expr = MO.getExpr();
    Fixups.push_back(MCFixup::Create(0, Expr,
                                     MCFixupKind(Cpu0::fixup_Cpu0_PC24));
    return 0;
}

// Cpu0MCInstLower.cpp
```

```

MCOperand Cpu0MCInstLower::LowerSymbolOperand(const MachineOperand &MO,
                                              MachineOperan
                                              unsigned OI

    ...
    switch(MO.getTargetFlags()) {
    default: llvm_unreachable("Invalid target flag!");
    case Cpu0II::MO_NO_FLAG: Kind = MCSymbolRefExpr::VK_None; break;
    ...
    }

    ...
    switch (MOTy) {
    case MachineOperand::MO_MachineBasicBlock:
        Symbol = MO.getMBB()->getSymbol();
        break;
    ...
    }

MCOperand Cpu0MCInstLower::LowerOperand(const MachineOperand& MO,
                                         unsigned offset) const
{
    MachineOperandType MOTy = MO.getType();

    switch (MOTy) {
    default: llvm_unreachable("unknown operand type");
    case MachineOperand::MO_Register:
    ...
    case MachineOperand::MO_MachineBasicBlock:
    case MachineOperand::MO_GlobalAddress:
    case MachineOperand::MO_BlockAddress:
    ...
    }
    ...
}

// Cpu0ISelLowering.cpp
Cpu0TargetLowering::
Cpu0TargetLowering(Cpu0TargetMachine &TM)
: TargetLowering(TM, new Cpu0TargetObjectFile(),
    Subtarget(&TM.getSubtarget<Cpu0Subtarget>()) {
    ...
    // Used by legalize types to correctly generate the setcc result.
    // Without this, every float setcc comes with a AND/OR with the result,
    // we don't want this, since the fpcmp result goes to a flag register,
    // which is used implicitly by brcond and select operations.
    AddPromotedToType(ISD::SETCC, MVT::i1, MVT::i32);
    ...
    setOperationAction(ISD::BRCOND, MVT::Other, Custom);

    // Operations not directly supported by Cpu0.
    setOperationAction(ISD::BR_CC, MVT::Other, Expand);
    ...
}

// Cpu0InstrFormats.td
class BranchBase<bits<8> op, dag outs, dag ins, string asmstr,
                  list<dag> pattern, InstrItinClass itin>:
Cpu0Inst<outs, ins, asmstr, pattern, itin, FrmL>
{
    bits<24> imm24;

```

```

let Opcode = op;

let Inst{23-0} = imm24;
}

// Cpu0InstrInfo.td
// Instruction operand types
def brtarget : Operand<OtherVT> {
    let EncoderMethod = "getBranchTargetOpValue";
    let OperandType = "OPERAND_PCREL";
    let DecoderMethod = "DecodeBranchTarget";
}
...

/// Conditional Branch
class CBranch<bits<8> op, string instr_asm, RegisterClass RC>:
    BranchBase<op, (outs), (ins RC:$cond, brtarget:$imm24),
        !strconcat(instr_asm, "\t$imm24"),
        [], IIBranch> {
    let isBranch = 1;
    let isTerminator = 1;
    let hasDelaySlot = 0;
}

// Unconditional branch
class UncondBranch<bits<8> op, string instr_asm>:
    BranchBase<op, (outs), (ins brtarget:$imm24),
        !strconcat(instr_asm, "\t$imm24"), [(br bb:$imm24)], IIBranch> {
    let isBranch = 1;
    let isTerminator = 1;
    let isBarrier = 1;
    let hasDelaySlot = 0;
}
...

/// Jump and Branch Instructions
def JEQ : CBranch<0x20, "jeq", CPURegs>;
def JNE : CBranch<0x21, "jne", CPURegs>;
def JLT : CBranch<0x22, "jlt", CPURegs>;
def JGT : CBranch<0x23, "jgt", CPURegs>;
def JLE : CBranch<0x24, "jle", CPURegs>;
def JGE : CBranch<0x25, "jge", CPURegs>;
def JMP : UncondBranch<0x26, "jmp">;
...

// brcond patterns
multiclass BrcondPats<RegisterClass RC, Instruction JEQOp, Instruction JNEOp, Instruction JLTOp, Inst
def : Pat<(brcond (i32 (seteq RC:$lhs, RC:$rhs)), bb:$dst),
    (JEQOp (CMPOp RC:$lhs, RC:$rhs), bb:$dst)>;
def : Pat<(brcond (i32 (setueq RC:$lhs, RC:$rhs)), bb:$dst),
    (JEQOp (CMPOp RC:$lhs, RC:$rhs), bb:$dst)>;
def : Pat<(brcond (i32 (setne RC:$lhs, RC:$rhs)), bb:$dst),
    (JNEOp (CMPOp RC:$lhs, RC:$rhs), bb:$dst)>;
def : Pat<(brcond (i32 (setune RC:$lhs, RC:$rhs)), bb:$dst),
    (JNEOp (CMPOp RC:$lhs, RC:$rhs), bb:$dst)>;
def : Pat<(brcond (i32 (setlt RC:$lhs, RC:$rhs)), bb:$dst),
    (JLTOp (CMPOp RC:$lhs, RC:$rhs), bb:$dst)>;
def : Pat<(brcond (i32 (setult RC:$lhs, RC:$rhs)), bb:$dst),
    (JLTOp (CMPOp RC:$lhs, RC:$rhs), bb:$dst)>;
def : Pat<(brcond (i32 (setgt RC:$lhs, RC:$rhs)), bb:$dst),
    (JGTOp (CMPOp RC:$lhs, RC:$rhs), bb:$dst)>;

```

```

def : Pat<(brcond (i32 (setugt RC:$lhs, RC:$rhs)), bb:$dst),
           (JGTOp (CMPOp RC:$lhs, RC:$rhs), bb:$dst)>;
def : Pat<(brcond (i32 (setle RC:$lhs, RC:$rhs)), bb:$dst),
           (JLEOp (CMPOp RC:$rhs, RC:$lhs), bb:$dst)>;
def : Pat<(brcond (i32 (setule RC:$lhs, RC:$rhs)), bb:$dst),
           (JLEOp (CMPOp RC:$rhs, RC:$lhs), bb:$dst)>;
def : Pat<(brcond (i32 (setge RC:$lhs, RC:$rhs)), bb:$dst),
           (JGEOp (CMPOp RC:$lhs, RC:$rhs), bb:$dst)>;
def : Pat<(brcond (i32 (setuge RC:$lhs, RC:$rhs)), bb:$dst),
           (JGEOp (CMPOp RC:$lhs, RC:$rhs), bb:$dst)>;

def : Pat<(brcond RC:$cond, bb:$dst),
           (JNEOp (CMPOp RC:$cond, ZEROReg), bb:$dst)>;
}

defm : BrcondPats<CPUREgs, JEQ, JNE, JLT, JGT, JLE, JGE, CMP, ZERO>;

```

The ch6\_1\_2.cpp is for “nest if” test. The ch6\_1\_3.cpp is the “for loop” as well as “while loop”, “continue”, “break”, “goto” test. You can run with them if you like to test more.

Finally, 6/1/Cpu0 support the local array definition by add the LowerCall() empty function in Cpu0ISelLowering.cpp as follows,

```

// Cpu0ISelLowering.cpp
SDValue
Cpu0TargetLowering::LowerCall(SDValue InChain, SDValue Callee,
                               CallingConv::ID CallConv, bool isVarArg,
                               bool doesNotRet, bool &isTailCall,
                               const SmallVectorImpl<ISD::OutputArg> &Outs,
                               const SmallVectorImpl<SDValue> &OutVals,
                               const SmallVectorImpl<ISD::InputArg> &Ins,
                               DebugLoc dl, SelectionDAG &DAG,
                               SmallVectorImpl<SDValue> &InVals) const {
    return InChain;
}

```

With this LowerCall(), it can translate ch6\_1\_4.cpp, ch6\_1\_4.bc to ch6\_1\_4.cpu0.s as follows,

```

// ch6_1_4.cpp
int main()
{
    int a[3]={0, 1, 2};

    return 0;
}

; ModuleID = 'ch6_1_4 .bc'
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-
f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:128:128-n8:16:32-S128"
target triple = "i386-apple-macosx10.8.0"

 @_ZZ4mainEla = private unnamed_addr constant [3 x i32] [i32 0, i32 1, i32 2],
align 4

define i32 @main() nounwind ssp {
entry:
    %retval = alloca i32, align 4
    %a = alloca [3 x i32], align 4
    store i32 0, i32* %retval

```

```

%0 = bitcast [3 x i32]* %a to i8*
call void @_llvm.memcpy.p0i8.p0i8.i32(i8* %0, i8* bitcast ([3 x i32]*
    @_ZZ4mainE1a to i8*), i32 12, i32 4, il false)
ret i32 0
}

118-165-79-206:InputFiles Jonathan$ cat ch6_1_4.cpu0.s
.section .mdebug.abi32
.previous
.file "ch6_1_4.bc"
.text
.globl main
.align 2
.type main,@function
.ent main # @main
main:
.frame $sp,24,$lr
.mask 0x00000000,0
.set noreorder
.cupload $t9
.set nomacro
# BB#0: # %entry
addiu $sp, $sp, -24
lw $2, %got(__stack_chk_guard) ($gp)
lw $3, 0($2)
st $3, 20($sp)
addiu $3, $zero, 0
st $3, 16($sp)
lw $3, %got($_ZZ4mainE1a) ($gp)
addiu $3, $3, %lo($_ZZ4mainE1a)
lw $4, 8($3)
st $4, 12($sp)
lw $4, 4($3)
st $4, 8($sp)
lw $3, 0($3)
st $3, 4($sp)
lw $2, 0($2)
lw $3, 20($sp)
cmp $2, $3
jne $BB0_2
jmp $BB0_1
$BB0_1: # %SP_return
addiu $sp, $sp, 24
ret $lr
$BB0_2: # %CallStackCheckFailBlk
.set macro
.set reorder
.end main
$tmp1:
.size main, ($tmp1)-main
.type $_ZZ4mainE1a,@object # @_ZZ4mainE1a
.section .rodata,"a",@progbits
.align 2
$_ZZ4mainE1a:
.4byte 0 # 0x0
.4byte 1 # 0x1
.4byte 2 # 0x2

```

```
.size  $_ZZ4mainE1a, 12
```

## 7.2 RISC CPU knowledge

As we mentioned in 6.1, cpu0 is a RISC (Reduced Instruction Set Computer) CPU with 3 stages of pipeline. RISC CPU is full in world. Even the X86 of CISC (Complex Instruction Set Computer) is RISC inside. (It translate CISC instruction into micro-instruction which do pipeline as RISC). Knowledge with RISC will make you satisfied in compiler design. List these two excellent books we have read which include the real RISC CPU knowledge needed for reference. Sure, there are many books in Computer Architecture, and some of them contain real RISC CPU knowledge needed, but these two are what we read.

Computer Organization and Design: The Hardware/Software Interface (The Morgan Kaufmann Series in Computer Architecture and Design)

Computer Architecture: A Quantitative Approach (The Morgan Kaufmann Series in Computer Architecture and Design)

The book of “Computer Organization and Design: The Hardware/Software Interface” (there are 4 editions until the book is written) is for the introduction (simple). “Computer Architecture: A Quantitative Approach” (there are 5 editions until the book is written) is more complicate and deep in CPU architecture.

# FUNCTION CALL

The subroutine/function call of backend code translation is supported in this chapter. A lots of code needed in function call. We break it down according llvm supplied interface for easy to explanation. We introduce the Mips stack frame structure first since we borrow many part of ABI from it. Although each CPU has it's own ABI, most of RISC CPUs ABI are similar. In addition to support fixed number of arguments function call, cpu0 also upport variable arguments since C/C++ support this feature. Supply Mips ABI and assemble language manual on internet link in this chapter for your reference. The section “4.5 DAG Lowering” of tricore\_llvm.pdf contains some knowledge about Lowering process. Section “4.5.1 Calling Conventions” of tricore\_llvm.pdf is the related materials you can reference.

## 8.1 Mips stack frame

The first thing for design the cpu0 function call is to decide how to pass arguments in function call. There are two options. The first is pass arguments all in stack. Second is pass arguments in the registers which are reserved for function arguments, and put the other arguments in stack if it over the number of registers reserved for function call. For example, Mips pass the first 4 arguments in register \$a0, \$a1, \$a2, \$a3, and the other arguments if it over 4 arguments in stack. *Mips stack frame* is the Mips stack frame.

Run llc with -march=mips for ch7\_1.bc, you will get the following result.

```
// ch7_1.cpp
int sum_i(int x1, int x2, int x3, int x4, int x5, int x6)
{
    int sum = x1 + x2 + x3 + x4 + x5 + x6;

    return sum;
}

int main()
{
    int a = sum_i(1, 2, 3, 4, 5, 6);

    return a;
}

118-165-79-31:InputFiles Jonathan$ clang -c ch7_1.cpp -emit-llvm -o ch7_1.bc
118-165-79-31:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/Debug/llc -march=mips -relocation-model=pic -filetype=asm
ch7_1.bc -o ch7_1.mips.s
118-165-79-31:InputFiles Jonathan$ cat ch7_1.mips.s
    .section .mdebug.abi32
    .previous
    .file    "ch7_1.bc"
```

Base	Offset	Contents	Frame
old \$sp	+16	unspecified	<i>High addresses</i>
		...	
		variable size	
		(if present) incoming arguments passed in stack frame	
\$sp	+0	space for incoming arguments 1-4	Previous
		locals and temporaries	
		general register save area	
		floating-point register save area	
\$sp	+0	argument build area	Current
			<i>Low addresses</i>

Figure 8.1: Mips stack frame

```

.text
.globl _Z5sum_iuiuii
.align 2
.type _Z5sum_iuiuii,@function
.ent _Z5sum_iuiuii           # @_Z5sum_iuiuii

_Z5sum_iuiuii:
.frame $sp,32,$ra
.mask 0x00000000,0
.fmask 0x00000000,0
.set noreorder
.set nomacro
# BB#0:                      # %entry
    addiu $sp, $sp, -32
    sw $4, 28($sp)
    sw $5, 24($sp)
    sw $6, 20($sp)
    sw $7, 16($sp)
    lw $2, 48($sp) // load argument 5
    sw $2, 12($sp)
    lw $2, 52($sp) // load argument 6
    sw $2, 8($sp)
    lw $3, 24($sp)
    lw $4, 28($sp)
    addu $3, $4, $3
    lw $4, 20($sp)
    addu $3, $3, $4
    lw $4, 16($sp)
    addu $3, $3, $4
    lw $4, 12($sp)
    addu $3, $3, $4
    addu $2, $3, $2
    sw $2, 4($sp)
    addiu $sp, $sp, 32
    jr $ra
    nop
.set macro
.set reorder
.end _Z5sum_iuiuii

$tmpl1:
.size _Z5sum_iuiuii, ($tmpl1)-_Z5sum_iuiuii

.globl main
.align 2
.type main,@function
.ent main           # @main
main:
.frame $sp,48,$ra
.mask 0x80000000,-4
.fmask 0x00000000,0
.set noreorder
.cupload $25
.set nomacro
# BB#0:                      # %entry
    addiu $sp, $sp, -48
    sw $ra, 44($sp)           # 4-byte Folded Spill
    .cprestore 24
    sw $zero, 40($sp)
    addiu $2, $zero, 6

```

```

sw  $2, 20($sp) // Save argument 6 to 20($sp)
addiu $2, $zero, 5
sw  $2, 16($sp) // Save argument 5 to 16($sp)
lw   $25, %call116(_Z5sum_iiiiiii)($gp)
addiu $4, $zero, 1    // Pass argument 1 to $4 (=a0)
addiu $5, $zero, 2    // Pass argument 2 to $5 (=a1)
addiu $6, $zero, 3
addiu $7, $zero, 4
jalr $25
nop
lw   $gp, 24($sp)
sw  $2, 36($sp)
lw   $ra, 44($sp)      # 4-byte Folded Reload
addiu $sp, $sp, 48
jr   $ra
nop
.set  macro
.set  reorder
.end  main
$tmp4:
.size  main, ($tmp4)-main

```

From the mips assembly code generated as above, we know it save the first 4 arguments to \$a0..\$a3 and last 2 arguments to 16(\$sp) and 20(\$sp). *Mips arguments location in stack frame* is the arguments location for example code ch7\_1.cpp. It load argument 5 from 48(\$sp) in sum\_i() since the argument 5 is saved to 16(\$sp) in main(). The stack size of sum\_i() is 32, so 16+32(\$sp) is the location of incoming argument 5.

The 007-2418-003.pdf in <https://www.dropbox.com/home/LLVMBackendTutorial/doc/MIPSproAssemblyLanguageProgrammerGuide> is the Mips assembly language manual. psABI-mips.pdf in [https://www.dropbox.com/sh/2pkh1fewlq2zag9/buvX\\_zeN09/doc](https://www.dropbox.com/sh/2pkh1fewlq2zag9/buvX_zeN09/doc) is Mips Application Binary Interface which include the *Mips stack frame*.

## 8.2 Load incoming arguments from stack frame

From last section, to support function call, we need implement the arguments pass mechanism with stack frame. Before do that, let's run the old version of code 6/1/Cpu0 with ch7\_1.cpp and see what happen.

```

118-165-79-31:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/Debug/llc -march=cpu0 -relocation-model=pic -filetype=asm
ch7_1.bc -o ch7_1.cpu0.s
Assertion failed: (InVals.size() == Ins.size() && "LowerFormalArguments didn't
emit the correct number of values!"), function LowerArguments, file /Users/
Jonathan/llvm/3.1.test/cpu0/1/src/lib/CodeGen/SelectionDAG/
SelectionDAGBuilder.cpp, line 6671.
Stack dump:
0. Program arguments: /Users/Jonathan/llvm/3.1.test/cpu0/1/cmake_debug_build/
bin/Debug/llc -march=cpu0 -relocation-model=pic -filetype=asm ch7_1.bc -o
ch7_1.cpu0.s
1. Running pass 'Function Pass Manager' on module 'ch7_1.bc'.
2. Running pass 'CPU0 DAG->DAG Pattern Instruction Selection' on function
'@_Z5sum_iiiiiii'
Illegal instruction: 4

```

Since 6/1/Cpu0 define the LowerFormalArguments() with empty, we get the error message as above. Before define LowerFormalArguments(), we have to choose how to pass arguments in function call. We choose pass arguments all in stack frame. We don't reserve any dedicated register for arguments passing since cpu0 has only 16 registers while Mips has 32 registers. Cpu0CallingConv.td is defined for cpu0 passing rule as follows,




Figure 8.2: Mips arguments location in stack frame

```
// Cpu0CallingConv.td
...
def RetCC_Cpu0EABI : CallingConv<[
    // i32 are returned in registers V0, V1
    CCIfType<[i32], CCAssignToReg<[V0, V1]>>
]>;
//=====
// Cpu0 EABI Calling Convention
//=====

def CC_Cpu0EABI : CallingConv<[
    // Promote i8/i16 arguments to i32.
    CCIfType<[i8, i16], CCPromoteToType<i32>>,
    // Integer values get stored in stack slots that are 4 bytes in
    // size and 4-byte aligned.
    CCIfType<[i32], CCAssignToStack<4, 4>>
]>;
//=====
// Cpu0 Calling Convention Dispatch
//=====

def CC_Cpu0 : CallingConv<[
    CCDelegateTo<CC_Cpu0EABI>
]>;
//;

def RetCC_Cpu0 : CallingConv<[
    CCDelegateTo<RetCC_Cpu0EABI>
]>;
//;

def CSR_O32 : CalleeSavedRegs<(add LR, FP,
                               (sequence "S%u", 2, 0))>;

```

As above, CC\_Cpu0 is the cpu0 Calling Convention which delegate to CC\_Cpu0EABI and define the CC\_Cpu0EABI. The reason we don't define the Calling Convention directly in CC\_Cpu0 is that a real general CPU like Mips can have several Calling Convention. Combine with the mechanism of [section Target Registration](#) which llvm supplied, we can use different Calling Convention in different target. Although cpu0 only have a Calling Convention right now, define with a dedicate Call Convention name (CC\_Cpu0EABI in this example) is a better solution for system expand, and naming your Calling Convention. CC\_Cpu0EABI as above, say it pass arguments in stack frame.

Function LowerFormalArguments() charge function incoming arguments creation. We define it as follows,

```
// Cpu0ISelLowering.cpp
...
/// LowerFormalArguments - transform physical registers into virtual registers
/// and generate load operations for arguments places on the stack.
SDValue
Cpu0TargetLowering::LowerFormalArguments(SDValue Chain,
                                         CallingConv::ID CallConv,
                                         bool isVarArg,
                                         const SmallVectorImpl<ISD::InputArg> &Ins,
                                         DebugLoc dl, SelectionDAG &DAG,
                                         SmallVectorImpl<SDValue> &InVals)
                                         const {
MachineFunction &MF = DAG.getMachineFunction();
```

```

MachineFrameInfo *MFI = MF.getFrameInfo();
Cpu0FunctionInfo *Cpu0FI = MF.getInfo<Cpu0FunctionInfo>();

Cpu0FI->setVarArgsFrameIndex(0);

// Used with vargs to accumulate store chains.
std::vector<SDValue> OutChains;

// Assign locations to all of the incoming arguments.
SmallVector<CCValAssign, 16> ArgLocs;
CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
               getTargetMachine(), ArgLocs, *DAG.getContext());

CCInfo.AnalyzeFormalArguments(Ins, CC_Cpu0);

Function::const_arg_iterator FuncArg =
  DAG.getMachineFunction().getFunction()->arg_begin();
int LastFI = 0;// Cpu0FI->LastInArgFI is 0 at the entry of this function.

for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i, ++FuncArg) {
  CCValAssign &VA = ArgLocs[i];
  EVT ValVT = VA.getValVT();
  ISD::ArgFlagsTy Flags = Ins[i].Flags;
  bool IsRegLoc = VA.isRegLoc();

  if (Flags.isByVal()) {
    assert(Flags.getByValSize() &&
           "ByVal args of size 0 should have been ignored by front-end.");
    continue;
  }
  // sanity check
  assert(VA.isMemLoc());

  // The stack pointer offset is relative to the caller stack frame.
  LastFI = MFI->CreateFixedObject(ValVT.getSizeInBits()/8,
                                   VA.getLocMemOffset(), true);

  // Create load nodes to retrieve arguments from the stack
  SDValue FIN = DAG.getFrameIndex(LastFI, getPointerTy());
  InVals.push_back(DAG.getLoad(ValVT, dl, Chain, FIN,
                               MachinePointerInfo::getFixedStack(LastFI),
                               false, false, false, 0));
}

Cpu0FI->setLastInArgFI(LastFI);
// All stores are grouped in one node to allow the matching between
// the size of Ins and InVals. This only happens when on varg functions
if (!OutChains.empty()) {
  OutChains.push_back(Chain);
  Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other,
                      &OutChains[0], OutChains.size());
}
return Chain;
}

```

Refresh section Global variable, we have take care global variable translation by create the IR DAG in LowerGlobalAddress() first, and then do the Instruction Selection by their corresponding machine instruction DAG in Cpu0InstrInfo.td. LowerGlobalAddress() is called when ILC meet the global variable access. LowerFormalArguments() work with the same way. It is called when function is entered. It get incoming arguments information by CCInfo(CallConv,...,

ArgLocs, ...) before enter “for loop”. In ch7\_1.cpp, there are 6 arguments in sum\_i(...) function call and we use the stack frame only for arguments passing without any arguments pass in registers. So ArgLocs.size() is 6, each argument information is in ArgLocs[i] and ArgLocs[i].isMemLoc() is true. In “for loop”, it create each frame index object by LastFI = MFI->CreateFixedObject(ValVT.getSizeInBits()/8, VA.getLocMemOffset(), true) and FIN = DAG.getFrameIndex(LastFI, getPointerTy()). nd then create IR DAG load node and put the load node into vector InVals by InVals.push\_back(DAG.getLoad(ValVT, dl, Chain, FIN, MachinePointerInfo::getFixedStack(LastFI), false, false, false, 0)). Cpu0FI->setVarArgsFrameIndex(0) and Cpu0FI->setLastInArgFI(LastFI) are called when before and after above work. In ch7\_1.cpp example, LowerFormalArguments() will be called twice. First time is for sum\_i() which will create 6 load DAG for 6 incoming arguments passing into this function. Second time is for main() which didn’t create any load DAG for no incoming argument passing into main(). In addition to LowerFormalArguments() which create the load DAG, we need to define the loadRegFromStackSlot() to issue the machine instruction “lw \$r, offset(\$sp)” to load incoming arguments from stack frame offset.

```
// Cpu0InstrInfo.cpp
...
static MachineMemOperand* GetMemOperand(MachineBasicBlock &MBB, int FI,
                                         unsigned Flag) {
    MachineFunction &MF = *MBB.getParent();
    MachineFrameInfo &MFI = *MF.getFrameInfo();
    unsigned Align = MFI.getObjectAlignment(FI);

    return MF.getMachineMemOperand(MachinePointerInfo::getFixedStack(FI), Flag,
                                   MFI.getObjectSize(FI), Align);
}

void Cpu0InstrInfo::loadRegFromStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
                                         unsigned DestReg, int FI,
                                         const TargetRegisterClass *RC,
                                         const TargetRegisterInfo *TRI) const
{
    DebugLoc DL;
    if (I != MBB.end()) DL = I->getDebugLoc();
    MachineMemOperand *MMO = GetMemOperand(MBB, FI, MachineMemOperand::MOLoad);
    unsigned Opc = 0;

    if (RC == Cpu0::CPURegsRegisterClass)
        Opc = Cpu0::LW;
    assert(Opc && "Register class not handled!");
    BuildMI(MBB, I, DL, get(Opc), DestReg).addFrameIndex(FI).addImm(0)
        .addMemOperand(MMO);
}
```

Beyond Calling Convention and LowerFormalArguments(), 7/2/Cpu0 add following code for cpu0 instructions swi (Software Interrupt) and jsub, jalr (function call) definition and printing.

```
// Cpu0InstrFormats.td
...
// Cpu0 Pseudo Instructions Format
class Cpu0Pseudo<dag outs, dag ins, string asmstr, list<dag> pattern>:
    Cpu0Inst<outs, ins, asmstr, pattern, IIPseudo, Pseudo> {
    let isCodeGenOnly = 1;
    let isPseudo = 1;
}

// Cpu0InstrInfo.td
...
def SDT_Cpu0JmpLink      : SDTypeProfile<0, 1, [SDTCisVT<0, iPTR>]>;
```

```

...
// Call
def Cpu0JmpLink : SDNode<"Cpu0ISD::JmpLink", SDT_Cpu0JmpLink,
    [SDNPHasChain, SDNPOutGlue, SDNPOptInGlue,
    SDNPVariadic]>;
...
// These are target-independent nodes, but have target-specific formats.
def callseq_start : SDNode<"ISD::CALLSEQ_START", SDT_Cpu0CallSeqStart,
    [SDNPHasChain, SDNPOutGlue]>;
def callseq_end   : SDNode<"ISD::CALLSEQ_END", SDT_Cpu0CallSeqEnd,
    [SDNPHasChain, SDNPOptInGlue, SDNPOutGlue]>;
...
def jmptarget    : Operand<OtherVT> {
    let EncoderMethod = "getJumpTargetOpValue";
}
...
def calltarget   : Operand<iPTR> {
    let EncoderMethod = "getJumpTargetOpValue";
}
...
// Jump and Link (Call)
let isCall=1, hasDelaySlot=0 in {
    class JumpLink<bits<8> op, string instr_asm>:
        FJ<op, (outs), (ins calltarget:$target, variable_ops),
        !strconcat(instr_asm, "\t$target"), [(Cpu0JmpLink imm:$target)],
        IIBranch> {
            let DecoderMethod = "DecodeJumpTarget";
        }

        class JumpLinkReg<bits<8> op, string instr_asm,
            RegisterClass RC>:
            FA<op, (outs), (ins RC:$rb, variable_ops),
            !strconcat(instr_asm, "\t$rb"), [(Cpu0JmpLink RC:$rb)], IIBranch> {
                let rc = 0;
                let ra = 14;
                let shamt = 0;
            }
    }
...
/// Jump and Branch Instructions
def SWI : JumpLink<0x2A, "swi">;
def JSUB : JumpLink<0x2B, "jsub">;
...
def JALR : JumpLinkReg<0x2D, "jalr", CPURegs>;
...
def : Pat<(Cpu0JmpLink (i32 tglobaladdr:$dst)),
    (JSUB tglobaladdr:$dst)>;
...

// Cpu0InstPrinter.cpp
...
static void printExpr(const MCExpr *Expr, raw_ostream &OS) {
    switch (Kind) {
    ...
    case MCSymbolRefExpr::VK_Cpu0_GOT_CALL: OS << "%call124("; break;
    ...
}
...
}

```

```

// Cpu0MCCodeEmitter.cpp
...
unsigned Cpu0MCCodeEmitter::getMachineOpValue(const MCInst &MI, const MCOperand &MO,
                                              SmallVectorImpl<MCFixup> &Fixups) const {
...
    switch(cast<MCSymbolRefExpr>(Expr)->getKind()) {
    ...
    case MCSymbolRefExpr::VK_Cpu0_GOT_CALL:
        FixupKind = Cpu0::fixup_Cpu0_CALL24;
        break;
    ...
}
...
}

// Cpu0MachineFunction.h
class Cpu0FunctionInfo : public MachineFunctionInfo {
...
    /// VarArgsFrameIndex - FrameIndex for start of varargs area.
    int VarArgsFrameIndex;

    // Range of frame object indices.
    // InArgFIRange: Range of indices of all frame objects created during call to
    //                 LowerFormalArguments.
    // OutArgFIRange: Range of indices of all frame objects created during call to
    //                 LowerCall except for the frame object for restoring $gp.
    std::pair<int, int> InArgFIRange, OutArgFIRange;
    int GPFI; // Index of the frame object for restoring $gp
    mutable int DynAllocFI; // Frame index of dynamically allocated stack area.
    unsigned MaxCallFrameSize;

public:
    Cpu0FunctionInfo(MachineFunction& MF)
        : MF(MF), GlobalBaseReg(0),
        VarArgsFrameIndex(0), InArgFIRange(std::make_pair(-1, 0)),
        OutArgFIRange(std::make_pair(-1, 0)), GPFI(0), DynAllocFI(0),
        MaxCallFrameSize(0)
    {}

    bool isInArgFI(int FI) const {
        return FI <= InArgFIRange.first && FI >= InArgFIRange.second;
    }
    void setLastInArgFI(int FI) { InArgFIRange.second = FI; }

    void extendOutArgFIRange(int FirstFI, int LastFI) {
        if (!OutArgFIRange.second)
            // this must be the first time this function was called.
            OutArgFIRange.first = FirstFI;
        OutArgFIRange.second = LastFI;
    }

    int getGPFI() const { return GPFI; }
    void setGPFI(int FI) { GPFI = FI; }
    bool needGPSaveRestore() const { return getGPFI(); }
    bool isGPFI(int FI) const { return GPFI && GPFI == FI; }

    // The first call to this function creates a frame object for dynamically

```

```

// allocated stack area.
int getDynAllocFI() const {
    if (!DynAllocFI)
        DynAllocFI = MF.getFrameInfo()->CreateFixedObject(4, 0, true);

    return DynAllocFI;
}
bool isDynAllocFI(int FI) const { return DynAllocFI && DynAllocFI == FI; }
...
int getVarArgsFrameIndex() const { return VarArgsFrameIndex; }
void setVarArgsFrameIndex(int Index) { VarArgsFrameIndex = Index; }

unsigned getMaxCallFrameSize() const { return MaxCallFrameSize; }
void setMaxCallFrameSize(unsigned S) { MaxCallFrameSize = S; }
};

```

After above changes, you can run 7/2/Cpu0 with ch7\_1.cpp and see what happen as follows,

```

118-165-79-83:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/Debug/llc -march=cpu0 -relocation-model=pic -filetype=asm
ch7_1.bc -o ch7_1.cpu0.s
Assertion failed: ((isTailCall || InVals.size() == Ins.size()) &&
"LowerCall didn't emit the correct number of values!"), function LowerCallTo,
file /Users/Jonathan/llvm/3.1.test/cpu0/1/src/lib/CodeGen/SelectionDAG/
SelectionDAGBuilder.cpp, line 6482.
Stack dump:
0. Program arguments: /Users/Jonathan/llvm/3.1.test/cpu0/1/cmake_debug_build/
bin/Debug/llc -march=cpu0 -relocation-model=pic -filetype=asm ch7_1.bc -o
ch7_1.cpu0.s
1. Running pass 'Function Pass Manager' on module 'ch7_1.bc'.
2. Running pass 'CPU0 DAG->DAG Pattern Instruction Selection' on function
'@main'
Illegal instruction: 4

```

## 8.3 Store outgoing arguments to stack frame

*Mips arguments location in stack frame* depicted two steps to take care arguments passing. One is store outgoing arguments in caller function, and the other is load incoming arguments in callee function. We define LowerFormalArguments() to do “load incoming arguments” in callee function of the last section. Now, we have to finish “store outgoing arguments” in caller function. LowerCall() is responsible to do this. The implementation as follows,

```

// Cpu0ISelLowering.cpp
...
SDValue
Cpu0TargetLowering::LowerCall(SDValue InChain, SDValue Callee,
                               CallingConv::ID CallConv, bool isVarArg,
                               bool doesNotRet, bool &isTailCall,
                               const SmallVectorImpl<ISD::OutputArg> &Outs,
                               const SmallVectorImpl<SDValue> &OutVals,
                               const SmallVectorImpl<ISD::InputArg> &Ins,
                               DebugLoc dl, SelectionDAG &DAG,
                               SmallVectorImpl<SDValue> &InVals) const {
    // Cpu0 target does not yet support tail call optimization.
    isTailCall = false;

    MachineFunction &MF = DAG.getMachineFunction();

```

```

MachineFrameInfo *MFI = MF.getFrameInfo();
const TargetFrameLowering *TFL = MF.getTarget().getFrameLowering();
bool IsPIC = getTargetMachine().getRelocationModel() == Reloc::PIC_;
Cpu0FunctionInfo *Cpu0FI = MF.getInfo<Cpu0FunctionInfo>();

// Analyze operands of the call, assigning locations to each operand.
SmallVector<CCValAssign, 16> ArgLocs;
CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
               getTargetMachine(), ArgLocs, *DAG.getContext());

CCInfo.AnalyzeCallOperands(Outs, CC_Cpu0);

// Get a count of how many bytes are to be pushed on the stack.
unsigned NextStackOffset = CCInfo.getNextStackOffset();

// If this is the first call, create a stack frame object that points to
// a location to which .cprestore saves $gp.
if (IsPIC && Cpu0FI->globalBaseRegFixed() && !Cpu0FI->getGPF() )
    Cpu0FI->setGPF(MFI->CreateFixedObject(4, 0, true));
// Get the frame index of the stack frame object that points to the location
// of dynamically allocated area on the stack.
int DynAllocFI = Cpu0FI->getDynAllocFI();
unsigned MaxCallFrameSize = Cpu0FI->getMaxCallFrameSize();

if (MaxCallFrameSize < NextStackOffset) {
    Cpu0FI->setMaxCallFrameSize(NextStackOffset);

    // Set the offsets relative to $sp of the $gp restore slot and dynamically
    // allocated stack space. These offsets must be aligned to a boundary
    // determined by the stack alignment of the ABI.
    unsigned StackAlignment = TFL->getStackAlignment();
    NextStackOffset = (NextStackOffset + StackAlignment - 1) /
                      StackAlignment * StackAlignment;

    MFI->setObjectOffset(DynAllocFI, NextStackOffset);
}

// Chain is the output chain of the last Load/Store or CopyToReg node.
// ByValChain is the output chain of the last Memcpy node created for copying
// byval arguments to the stack.
SDValue Chain, CallSeqStart, ByValChain;
SDValue NextStackOffsetVal = DAG.getIntPtrConstant(NextStackOffset, true);
Chain = CallSeqStart = DAG.getCALLSEQ_START(InChain, NextStackOffsetVal);
ByValChain = InChain;

// With EABI is it possible to have 16 args on registers.
SmallVector<std::pair<unsigned, SDValue>, 16> RegsToPass;
SmallVector<SDValue, 8> MemOpChains;

int FirstFI = -MFI->getNumFixedObjects() - 1, LastFI = 0;

// Walk the register/memloc assignments, inserting copies/loads.
for (unsigned i = 0, e = ArgLocs.size(); i != e; ++i) {
    SDValue Arg = OutVals[i];
    CCValAssign &VA = ArgLocs[i];
    MVT ValVT = VA.getValVT(), LocVT = VA.getLocVT();
    ISD::ArgFlagsTy Flags = Outs[i].Flags;

    // ByVal Arg.
}

```

```

if (Flags.isByVal()) {
    assert("!!!Error!!!, Flags.isByVal()==true");
    assert(Flags.getByValSize() &&
           "ByVal args of size 0 should have been ignored by front-end.");
    continue;
}

// Register can't get to this point...
assert(VA.isMemLoc());

// Create the frame index object for this incoming parameter
LastFI = MFI->CreateFixedObject(ValVT.getSizeInBits()/8,
                                 VA.getLocMemOffset(), true);
SDValue PtrOff = DAG.getFrameIndex(LastFI, getPointerTy());

// emit ISD::STORE whichs stores the
// parameter value to a stack Location
MemOpChains.push_back(DAG.getStore(Chain, dl, Arg, PtrOff,
                                    MachinePointerInfo(), false, false, 0));
}

// Extend range of indices of frame objects for outgoing arguments that were
// created during this function call. Skip this step if no such objects were
// created.
if (LastFI)
    Cpu0FI->extendOutArgFIRange(FirstFI, LastFI);

// If a memcpy has been created to copy a byval arg to a stack, replace the
// chain input of CallSeqStart with ByValChain.
if (InChain != ByValChain)
    DAG.UpdateNodeOperands(CallSeqStart.getNode(), ByValChain,
                           NextStackOffsetVal);

// Transform all store nodes into one single node because all store
// nodes are independent of each other.
if (!MemOpChains.empty())
    Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other,
                        &MemOpChains[0], MemOpChains.size());

// If the callee is a GlobalAddress/ExternalSymbol node (quite common, every
// direct call is) turn it into a TargetGlobalAddress/TargetExternalSymbol
// node so that legalize doesn't hack it.
unsigned char OpFlag;
bool IsPICCall = IsPIC; // true if calls are translated to jalr $25
bool GlobalOrExternal = false;
SDValue CalleeLo;

if (GlobalAddressSDNode *G = dyn_cast<GlobalAddressSDNode>(Callee)) {
    OpFlag = IsPICCall ? Cpu0II::MO_GOT_CALL : Cpu0II::MO_NO_FLAG;
    Callee = DAG.getTargetGlobalAddress(G->getGlobal(), dl,
                                         getPointerTy(), 0, OpFlag);
    GlobalOrExternal = true;
}
else if (ExternalSymbolSDNode *S = dyn_cast<ExternalSymbolSDNode>(Callee)) {
    if (!IsPIC) // static
        OpFlag = Cpu0II::MO_NO_FLAG;
    else // O32 & PIC
        OpFlag = Cpu0II::MO_GOT_CALL;
}

```

```

Callee = DAG.getTargetExternalSymbol(S->getSymbol(), getPointerTy(),
                                    OpFlag);
GlobalOrExternal = true;
}

SDValue InFlag;

// Create nodes that load address of callee and copy it to T9
if (IsPICCall) {
    if (GlobalOrExternal) {
        // Load callee address
        Callee = DAG.getNode(Cpu0ISD::Wrapper, dl, getPointerTy(),
                             GetGlobalReg(DAG, getPointerTy()), Callee);
        SDValue LoadValue = DAG.getLoad(getPointerTy(), dl, DAG.getEntryNode(),
                                         Callee, MachinePointerInfo::getGOT(),
                                         false, false, false, 0);

        // Use GOT+LO if callee has internal linkage.
        if (CalleeLo.getNode()) {
            SDValue Lo = DAG.getNode(Cpu0ISD::Lo, dl, getPointerTy(), CalleeLo);
            Callee = DAG.getNode(ISD::ADD, dl, getPointerTy(), LoadValue, Lo);
        } else
            Callee = LoadValue;
    }
}

// T9 should contain the address of the callee function if
// -relocation-model=pic or it is an indirect call.
if (IsPICCall || !GlobalOrExternal) {
    // copy to T9
    unsigned T9Reg = Cpu0::T9;
    Chain = DAG.getCopyToReg(Chain, dl, T9Reg, Callee, SDValue(0, 0));
    InFlag = Chain.getValue(1);
    Callee = DAG.getRegister(T9Reg, getPointerTy());
}

// Cpu0JmpLink = #chain, #target_address, #opt_in_flags...
//
// Returns a chain & a flag for retval copy to use.
SDVTList NodeTys = DAG.getVTList(MVT::Other, MVT::Glue);
SmallVector<SDValue, 8> Ops;
Ops.push_back(Chain);
Ops.push_back(Callee);

// Add argument registers to the end of the list so that they are
// known live into the call.
for (unsigned i = 0, e = RegsToPass.size(); i != e; ++i)
    Ops.push_back(DAG.getRegister(RegsToPass[i].first,
                                 RegsToPass[i].second.getValueType()));

// Add a register mask operand representing the call-preserved registers.
const TargetRegisterInfo *TRI = getTargetMachine().getRegisterInfo();
const uint32_t *Mask = TRI->getCallPreservedMask(CallConv);
assert(Mask && "Missing call preserved mask for calling convention");
Ops.push_back(DAG.getRegisterMask(Mask));

if (InFlag.getNode())

```

```

Ops.push_back(InFlag);

Chain = DAG.getNode(Cpu0ISD::JmpLink, dl, NodeTys, &Ops[0], Ops.size());
InFlag = Chain.getValue(1);

// Create the CALLSEQ_END node.
Chain = DAG.getCALLSEQ_END(Chain,
                           DAG.getIntPtrConstant(NextStackOffset, true),
                           DAG.getIntPtrConstant(0, true), InFlag);
InFlag = Chain.getValue(1);

// Handle result values, copying them out of physregs into vregs that we
// return.
return LowerCallResult(Chain, InFlag, CallConv, isVarArg,
                       Ins, dl, DAG, InVals);
}

/// LowerCallResult - Lower the result values of a call into the
/// appropriate copies out of appropriate physical registers.
SDValue
Cpu0TargetLowering::LowerCallResult(SDValue Chain, SDValue InFlag,
                                    CallingConv::ID CallConv, bool isVarArg,
                                    const SmallVectorImpl<ISD::InputArg> &Ins,
                                    DebugLoc dl, SelectionDAG &DAG,
                                    SmallVectorImpl<SDValue> &InVals) const {
// Assign locations to each value returned by this call.
SmallVector<CCValAssign, 16> RVLocs;
CCState CCInfo(CallConv, isVarArg, DAG.getMachineFunction(),
               getTargetMachine(), RVLocs, *DAG.getContext());

CCInfo.AnalyzeCallResult(Ins, RetCC_Cpu0);

// Copy all of the result registers out of their specified physreg.
for (unsigned i = 0; i != RVLocs.size(); ++i) {
    Chain = DAG.getCopyFromReg(Chain, dl, RVLocs[i].getLocReg(),
                               RVLocs[i].getValVT(), InFlag).getValue(1);
    InFlag = Chain.getValue(2);
    InVals.push_back(Chain.getValue(0));
}

return Chain;
}

```

Just like load incoming arguments from stack frame, we call CCInfo(CallConv,..., ArgLocs, ...) to get outgoing arguments information before enter “for loop” and set stack alignment with 8 bytes. They’re almost same in “for loop” with LowerFormalArguments(), except LowerCall() create store DAG vector instead of load DAG vector. DAG.getCALLSEQ\_START() and DAG.getCALLSEQ\_END() are set before and after the “for loop”, they insert CALLSEQ\_START, CALLSEQ\_END, and translate into pseudo machine instructions !ADJCALLSTACKDOWN, !ADJCALLSTACKUP later according Cpu0InstrInfo.td definition as follows.

```

// Cpu0InstrInfo.td
...
// These are target-independent nodes, but have target-specific formats.
def callseq_start : SDNode<"ISD::CALLSEQ_START", SDT_Cpu0CallSeqStart,
                     [SDNPHasChain, SDNPOutGlue]>;
def callseq_end   : SDNode<"ISD::CALLSEQ_END", SDT_Cpu0CallSeqEnd,
                     [SDNPHasChain, SDNPOptInGlue, SDNPOutGlue]>;

```

```
//=====
// Pseudo instructions
//=====

// As stack alignment is always done with addiu, we need a 16-bit immediate
let Defs = [SP], Uses = [SP] in {
def ADJCALLSTACKDOWN : Cpu0Pseudo<(outs), (ins uimm16:$amt),
    "!ADJCALLSTACKDOWN $amt",
    [(callseq_start timm:$amt)]>;
def ADJCALLSTACKUP   : Cpu0Pseudo<(outs), (ins uimm16:$amt1, uimm16:$amt2),
    "!ADJCALLSTACKUP $amt1",
    [(callseq_end timm:$amt1, timm:$amt2)]>;
}
```

Like load incoming arguments, we need to implement `storeRegToStackSlot()` for store outgoing arguments to stack frame offset.

```
.. code-block:: c++

// Cpu0InstrInfo.cpp
...
//- sw SrcReg, MOO(FI)
void Cpu0InstrInfo::
storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
                    unsigned SrcReg, bool isKill, int FI,
                    const TargetRegisterClass *RC,
                    const TargetRegisterInfo *TRI) const {
    DebugLoc DL;
    if (I != MBB.end()) DL = I->getDebugLoc();
    MachineMemOperand *MMO = GetMemOperand(MBB, FI, MachineMemOperand::MOStore);

    unsigned Opc = 0;

    if (RC == Cpu0::CPURegsRegisterClass)
        Opc = Cpu0::SW;
    assert(Opc && "Register class not handled!");
    BuildMI(MBB, I, DL, get(Opc)).addReg(SrcReg, getKillRegState(isKill))
        .addFrameIndex(FI).addImm(0).addMemOperand(MMO);
}
```

Now, let's run 7/3/Cpu0 with `ch7_1.cpp` to get result as follows,

```
118-165-79-83:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/Debug/llc -march=cpu0 -relocation-model=pic -filetype=asm
ch7_1.bc -o ch7_1.cpu0.s
118-165-79-83:InputFiles Jonathan$ cat ch7_1.cpu0.s
    .section .mdebug.abi32
    .previous
    .file "ch7_1.bc"
    .text
    .globl _Z5sum_iiiiiii
    .align 2
    .type _Z5sum_iiiiiii,@function
    .ent _Z5sum_iiiiiii          # @_Z5sum_iiiiiii
_Z5sum_iiiiiii:
    .frame $sp,32,$lr
    .mask 0x00000000,0
```

```

.set      noreorder
.set      nomacro
# BB#0:                                     # %entry
    addiu   $sp, $sp, -32
    lw      $2, 32($sp)
    st      $2, 28($sp)
    lw      $2, 36($sp)
    st      $2, 24($sp)
    lw      $2, 40($sp)
    st      $2, 20($sp)
    lw      $2, 44($sp)
    st      $2, 16($sp)
    lw      $2, 48($sp)
    st      $2, 12($sp)
    lw      $2, 52($sp)
    st      $2, 8($sp)
    lw      $3, 24($sp)
    lw      $4, 28($sp)
    add    $3, $4, $3
    lw      $4, 20($sp)
    add    $3, $3, $4
    lw      $4, 16($sp)
    add    $3, $3, $4
    lw      $4, 12($sp)
    add    $3, $3, $4
    add    $2, $3, $2
    st      $2, 4($sp)
    addiu  $sp, $sp, 32
    ret    $lr
.set      macro
.set      reorder
.end    _Z5sum_iiiiii
$tmp1:
.size   _Z5sum_iiiiii, ($tmp1)-_Z5sum_iiiiii

.globl  main
.align  2
.type   main,@function
.ent    main                      # @main
main:
.frame  $sp,40,$lr
.mask   0x00004000,-4
.set    noreorder
.cpload $t9
.set    nomacro
# BB#0:                                     # %entry
    addiu  $sp, $sp, -40
    BUNDLE                                     # 4-byte Folded Spill
    addiu  $2, $zero, 0
    st    $2, 32($sp)
    !ADJCALLSTACKDOWN 24
    addiu  $2, $zero, 6
    st    $2, 60($sp) // wrong offset
    addiu  $2, $zero, 5
    st    $2, 56($sp)
    addiu  $2, $zero, 4
    st    $2, 52($sp)
    addiu  $2, $zero, 3

```

```

    st  $2, 48($sp)
    addiu $2, $zero, 2
    st  $2, 44($sp)
    addiu $2, $zero, 1
    st  $2, 40($sp)
    lw   $6, %call24(_Z5sum_iiiiiii)($gp)
    jalr $6
    !ADJCALLSTACKUP 24
    st  $2, 28($sp)
    lw   $lr, 36($sp)           # 4-byte Folded Reload
    addiu $sp, $sp, 40
    ret $lr
    .set  macro
    .set  reorder
    .end  main
$tmp4:
    .size  main, ($tmp4)-main

```

It store the arguments to wrong offset. We will fix this issue and take care !ADJCALLSTACKUP and !ADJCALLSTACKDOWN in next section.

## 8.4 Fix the wrong offset in storing arguments to stack frame and translate pseudo instruction ADJCALLSTACKDOWN and ADJCALLSTACKUP

To fix the wrong offset in storing arguments, we modify the following code in `eliminateFrameIndex()` as follows. The bold text as below is added in 7/4/Cpu0 to set the caller outgoing arguments into `spOffset($sp)` (7/3/Cpu0 set them to `pOffset+stackSize($sp)`).

```

// Cpu0RegisterInfo.cpp
...
void Cpu0RegisterInfo::
eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj,
                    RegScavenger *RS) const {
    ...
    Cpu0FunctionInfo *Cpu0FI = MF.getInfo<Cpu0FunctionInfo>();
    ...
    if (Cpu0FI->isOutArgFI(FrameIndex) || Cpu0FI->isDynAllocFI(FrameIndex) ||
        (FrameIndex >= MinCSFI && FrameIndex <= MaxCSFI))
        FrameReg = Cpu0::SP;
    else
        FrameReg = getFrameRegister(MF);
    ...
    // Calculate final offset.
    // - There is no need to change the offset if the frame object is one of the
    //   following: an outgoing argument, pointer to a dynamically allocated
    //   stack space or a $gp restore location,
    // - If the frame object is any of the following, its offset must be adjusted
    //   by adding the size of the stack:
    //   incoming argument, callee-saved register location or local variable.
    if (Cpu0FI->isOutArgFI(FrameIndex) || Cpu0FI->isGPFI(FrameIndex) ||
        Cpu0FI->isDynAllocFI(FrameIndex))
        Offset = spOffset;
    else
        Offset = spOffset + (int64_t)stackSize;

```

```

Offset     += MI.getOperand(i+1).getImm();

DEBUG(errs() << "Offset     : " << Offset << "\n" << "-----\n");

// If MI is not a debug value, make sure Offset fits in the 16-bit immediate
// field.
if (!MI.isDebugValue() && !isInt<16>(Offset)) {
    assert("(!MI.isDebugValue() && !isInt<16>(Offset))");
}

MI.getOperand(i).ChangeToRegister(FrameReg, false);
MI.getOperand(i+1).ChangeToImmediate(Offset);

}

// Cpu0MachineFunction.h
...
bool isOutArgFI(int FI) const {
    return FI <= OutArgFIRange.first && FI >= OutArgFIRange.second;
}

```

To fix the `!ADJSTACKDOWN` and `!ADJSTACKUP`, we call `Cpu0GenInstrInfo(Cpu0::ADJCALLSTACKDOWN, Cpu0::ADJCALLSTACKUP)` in `Cpu0InstrInfo()` constructor function and define `eliminateCallFramePseudoInstr()` as follows,

```

// Cpu0InstrInfo.cpp
...
Cpu0InstrInfo::Cpu0InstrInfo(Cpu0TargetMachine &tm)
    : Cpu0GenInstrInfo(Cpu0::ADJCALLSTACKDOWN, Cpu0::ADJCALLSTACKUP),
    ...
    ...
// Cpu0RegisterInfo.cpp
...
// Cpu0
// This function eliminate ADJCALLSTACKDOWN,
// ADJCALLSTACKUP pseudo instructions
void Cpu0RegisterInfo::
eliminateCallFramePseudoInstr(MachineFunction &MF, MachineBasicBlock &MBB,
                               MachineBasicBlock::iterator I) const {
    // Simply discard ADJCALLSTACKDOWN, ADJCALLSTACKUP instructions.
    MBB.erase(I);
}

```

With above definition, `eliminateCallFramePseudoInstr()` will be called when llvm meet pseudo instructions `ADJCALLSTACKDOWN` and `ADJCALLSTACKUP`. We just discard these 2 pseudo instructions. Run `7/4/Cpu0` with `ch7_1.cpp` will get the following result.

```

118-165-65-61:InputFiles Jonathan$ /Users/Jonathan/llvm/3.1.test/cpu0/1/
cmake_debug_build/bin/Debug/llc -march=cpu0 -relocation-model=pic -filetype=asm
ch7_1.bc -o ch7_1.cpu0.s

118-165-65-61:InputFiles Jonathan$ cat ch7_1.cpu0.s
.section .mdebug.abi32
.previous
.file "ch7_1.bc"
.text
.globl _Z5sum_iiiiii
.align 2
.type _Z5sum_iiiiii,@function

```

```

.ent      _Z5sum_iiiiii          # @_Z5sum_iiiiii
_Z5sum_iiiiii:
    .frame  $sp,32,$lr
    .mask   0x00000000,0
    .set    noreorder
    .set    nomacro
# BB#0:                                # %entry
    addiu   $sp, $sp, -32
    lw      $2, 32($sp)
    st      $2, 28($sp)
    lw      $2, 36($sp)
    st      $2, 24($sp)
    lw      $2, 40($sp)
    st      $2, 20($sp)
    lw      $2, 44($sp)
    st      $2, 16($sp)
    lw      $2, 48($sp)
    st      $2, 12($sp)
    lw      $2, 52($sp)
    st      $2, 8($sp)
    lw      $3, 24($sp)
    lw      $4, 28($sp)
    add   $3, $4, $3
    lw      $4, 20($sp)
    add   $3, $3, $4
    lw      $4, 16($sp)
    add   $3, $3, $4
    lw      $4, 12($sp)
    add   $3, $3, $4
    add   $2, $3, $2
    st      $2, 4($sp)
    addiu  $sp, $sp, 32
    ret   $lr
    .set    macro
    .set    reorder
    .end   _Z5sum_iiiiii
$tmp1:
    .size   _Z5sum_iiiiii, ($tmp1)-_Z5sum_iiiiii

    .globl  main
    .align  2
    .type   main,@function
    .ent   main                      # @main
main:
    .frame  $sp,64,$lr
    .mask   0x00004000,-4
    .set    noreorder
    .cupload $t9
    .set    nomacro
# BB#0:                                # %entry
    addiu   $sp, $sp, -64
    BUNDLE                                # 4-byte Folded Spill
    addiu   $2, $zero, 0
    st      $2, 56($sp)
    addiu   $2, $zero, 6
    st      $2, 20($sp)
    addiu   $2, $zero, 5
    st      $2, 16($sp)

```

```

addiu $2, $zero, 4
st $2, 12($sp)
addiu $2, $zero, 3
st $2, 8($sp)
addiu $2, $zero, 2
st $2, 4($sp)
addiu $2, $zero, 1
st $2, 0($sp)
lw $6, %call124(_Z5sum_iiiiii)($gp)
jalr $6
st $2, 52($sp)
lw $1r, 60($sp)           # 4-byte Folded Reload
addiu $sp, $sp, 64
ret $1r
.set macro
.set reorder
.end main
$tmp4:
.size main, ($tmp4)-main

```

Summary callee incoming arguments and caller outgoing arguments as *Callee incoming arguments and caller outgoing arguments*.

\* Arguments location is calculated in `Cpu0RegisterInfo::eliminateFrameIndex()`.

	Callee	Caller
Charged Function	<u>LowerFormalArguemtns()</u>	<u>LowerCall()</u>
Charged Function Created	Create load vectors for incoming arguments	Create store vectors for outgoing arguments
Arguments location	<u>spOffset + stackSize</u>	<u>spOffset</u>

Figure 8.3: Callee incoming arguments and caller outgoing arguments

## 8.5 \$gp register handle in PIC addressing mode

In section [Global variable](#), we mentioned there are two addressing mode, one is static address mode, the other is PIC (position-independent code). We also mentioned, one example of PIC mode is used in share library. Share library usually can be loaded in different memory address decided on run time. The static mode (absolute address mode) is usually designed to load in specific memory address decided on compile time. Since share library can be loaded in different memory address, the global variable address cannot be decided in compile time. Even though, we can decide the distance between global variable address and shared library function if they will be loaded to the contiguous memory space together.

Let's run 7/5/Cpu0 with `ch7_2.cpp` to get the following result and we put the comment in it for explanation.

```

118-165-67-25:InputFiles Jonathan$ cat ch7_2.cpu0.s
.section .mdebug.abi32
.previous
.file "ch7_2.bc"
.text
.globl _Z5sum_iiiiii
.align 2

```

```

.type    _Z5sum_iiiiii,@function
.ent    _Z5sum_iiiiii          # @_Z5sum_iiiiii
_Z5sum_iiiiii:
...
.cupload $t9 // assign $gp = $t9 by loader when loader load re-entry
             // function (shared library) of _Z5sum_iiiiii
.set    nomacro
# BB#0:
.addiu $sp, $sp, -32
$tmp1:
.cfi_def_cfa_offset 32
...
.lw $3, %got(gI)($gp) // %got(gI) is offset of (gI - _Z5sum_iiiiii)
...
.ret $lr
.set    macro
.set    reorder
.end    _Z5sum_iiiiii
...
.ent    main                  # @main
main:
.cfi_startproc
.frame $sp,72,$lr
.mask 0x00004000,-4
.set    noreorder
.cupload $t9
.set    nomacro
# BB#0:
.addiu $sp, $sp, -72
$tmp5:
.cfi_def_cfa_offset 72
BUNDLE                         # 4-byte Folded Spill
$tmp6:
.cfi_offset 14, -4
.cprestore 24 // save $gp to 24($sp)
.addiu $2, $zero, 0
...
.lw $6, %call124(_Z5sum_iiiiii)($gp)
.jalr $6           // $t9 register number is 6, meaning $6 and %t9 are the
                   // same register
.lw $gp, 24($sp) // restore $gp from 24($sp)
...
.addiu $sp, $sp, 72
.ret $lr
.set    macro
.set    reorder
.end    main
$tmp7:
.size  main, ($tmp7)-main
.cfi_endproc

.type    gI,@object             # @gI
.data
.globl  gI
.align  2
gI:
.4byte 100                   # 0x64
.size  gI, 4

```

As above code comment, “.cprestore 24” is a pseudo instruction for save \$gp to 24(\$sp); “lw \$gp, 24(\$sp)” will restore the \$gp. In other word, \$gp is caller saved register, so main() need to save/restore \$gp before/after call the shared library `_Z5sum_iiiiii()` function. In `_Z5sum_iiiiii()` function, we translate global variable `gI` address by “`lw $3, %got(gI)($gp)`” where `%got(gI)` is offset of `(gI - _Z5sum_iiiiii)` (we can write our cpu0 compiler to produce obj code by calculate the offset value).

According the original cpu0 web site information, it only support “`jsub`” 24 bits address range access. We add “`jalr`” to cpu0 and expand it to 32 bit address. We did this change for two reason. One is cpu0 can be expand to 32 bit address space by only add this instruction. The other is cpu0 is designed for teaching purpose, this book is the same purpose for llvm backend design. We reserve “`jalr`” as PIC mode for shared library or dynamic loading code to demonstrate the caller how to handle the caller saved register `$gp` in calling the shared library and the shared library how to use `$gp` to access global variable address. This solution is popular in reality and deserve change cpu0 official design as a compiler book. Mips use the same solution in 32 bits Mips32 CPU.

Now, as the following code added in 7/5/Cpu0, we can issue “`.cprestore`” in `emitPrologue()` and emit `lw $gp, ($gp save slot on stack)` after `jalr` by create file `Cpu0EmitGPRestore.cpp` which run as a function pass.

```
// Cpu0TargetMachine.cpp
...
bool Cpu0PassConfig::addPreRegAlloc() {
    // Do not restore $gp if target is Cpu064.
    // In N32/64, $gp is a callee-saved register.

    PM->add(createCpu0EmitGPRestorePass(getCpu0TargetMachine()));
    return true;
}

// Cpu0.h
...
FunctionPass *createCpu0EmitGPRestorePass(Cpu0TargetMachine &TM);

// Cpu0FrameLowering.cpp
...

void Cpu0FrameLowering::emitPrologue(MachineFunction &MF) const {
    ...
    unsigned RegSize = 4;
    unsigned LocalVarAreaOffset = Cpu0FI->needGPSaveRestore() ?
        (MFI->getObjectOffset(Cpu0FI->getGPF() + RegSize) :
        Cpu0FI->getMaxCallFrameSize());
    ...
    // Restore GP from the saved stack location
    if (Cpu0FI->needGPSaveRestore()) {
        unsigned Offset = MFI->getObjectOffset(Cpu0FI->getGPF());
        BuildMI(MBB, MBBI, dl, TII.get(Cpu0::CPRESTORE)).addImm(Offset)
            .addReg(Cpu0::GP);
    }
}

// Cpu0InstrInfo.td
...
// When handling PIC code the assembler needs .cupload and .cprestore
// directives. If the real instructions corresponding these directives
// are used, we have the same behavior, but get also a bunch of warnings
// from the assembler.
let neverHasSideEffects = 1 in
def CPRESTORE : Cpu0Pseudo<(outs), (ins i32imm:$loc, CPUREgs:$gp),
    ".cprestore\t$loc", []>;
```

```
// Cpu0SelLowering.cpp
...
SDValue
Cpu0TargetLowering::LowerCall(SDValue InChain, SDValue Callee,
                           CallingConv::ID CallConv, bool isVarArg,
                           bool doesNotRet, bool &isTailCall,
                           const SmallVectorImpl<ISD::OutputArg> &Outs,
                           const SmallVectorImpl<SDValue> &OutVals,
                           const SmallVectorImpl<ISD::InputArg> &Ins,
                           DebugLoc dl, SelectionDAG &DAG,
                           SmallVectorImpl<SDValue> &InVals) const {
...
// If this is the first call, create a stack frame object that points to
// a location to which .cprestore saves $gp.
if (IsPIC && Cpu0FI->globalBaseRegFixed() && !Cpu0FI->getGPFI())
...
if (MaxCallFrameSize < NextStackOffset) {
    if (Cpu0FI->needGPSaveRestore())
        MFI->setObjectOffset(Cpu0FI->getGPFI(), NextStackOffset);
...
}

// Cpu0EmitGPRestore.cpp
//===== Cpu0EmitGPRestore.cpp - Emit GP Restore Instruction =====//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//=====
//
// This pass emits instructions that restore $gp right
// after jalr instructions.
//
//=====

#define DEBUG_TYPE "emit-gp-restore"

#include "Cpu0.h"
#include "Cpu0TargetMachine.h"
#include "Cpu0MachineFunction.h"
#include "llvm/CodeGen/MachineFunctionPass.h"
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/Target/TargetInstrInfo.h"
#include "llvm/ADT/Statistic.h"

using namespace llvm;

namespace {
    struct Inserter : public MachineFunctionPass {

        TargetMachine &TM;
        const TargetInstrInfo *TII;

        static char ID;
        Inserter(TargetMachine &tm)
            : MachineFunctionPass(ID), TM(tm), TII(tm.getInstrInfo()) { }
    };
}
```

```
virtual const char *getPassName() const {
    return "Cpu0 Emit GP Restore";
}

bool runOnMachineFunction(MachineFunction &F);
};

char Inserter::ID = 0;
} // end of anonymous namespace

bool Inserter::runOnMachineFunction(MachineFunction &F) {
    Cpu0FunctionInfo *Cpu0FI = F.getInfo<Cpu0FunctionInfo>();

    if ((TM.getRelocationModel() != Reloc::PIC_) ||
        (!Cpu0FI->globalBaseRegFixed()))
        return false;

    bool Changed = false;
    int FI = Cpu0FI->getGPFIndex();

    for (MachineFunction::iterator MFI = F.begin(), MFE = F.end();
         MFI != MFE; ++MFI) {
        MachineBasicBlock& MBB = *MFI;
        MachineBasicBlock::iterator I = MFI->begin();

        /// IsLandingPad - Indicate that this basic block is entered via an
        /// exception handler.
        // If MBB is a landing pad, insert instruction that restores $gp after
        // EH_LABEL.
        if (MBB.isLandingPad()) {
            // Find EH_LABEL first.
            for (; I->getOpcode() != TargetOpcode::EH_LABEL; ++I) ;

            // Insert lw.
            ++I;
            DebugLoc dl = I != MBB.end() ? I->getDebugLoc() : DebugLoc();
            BuildMI(MBB, I, dl, TII->get(Cpu0::LW), Cpu0::GP).addFrameIndex(FI)
                .addImm(0);
            Changed = true;
        }

        while (I != MFI->end()) {
            if (I->getOpcode() != Cpu0::JALR) {
                ++I;
                continue;
            }

            DebugLoc dl = I->getDebugLoc();
            // emit lw $gp, ($gp save slot on stack) after jalr
            BuildMI(MBB, ++I, dl, TII->get(Cpu0::LW), Cpu0::GP).addFrameIndex(FI)
                .addImm(0);
            Changed = true;
        }
    }

    return Changed;
}

/// createCpu0EmitGPRestorePass - Returns a pass that emits instructions that
```

```
/// restores $gp clobbered by jalr instructions.
FunctionPass *llvm::createCpu0EmitGPRestorePass(Cpu0TargetMachine &tm) {
    return new Inserter(tm);
}

// Cpu0MCInstLower.cpp
...
static void CreateMCInst(MCInst& Inst, unsigned Opc, const MCOperand& Opnd0,
                        const MCOperand& Opnd1,
                        const MCOperand& Opnd2 = MCOperand()) {
    Inst.setOpcode(Opc);
    Inst.addOperand(Opnd0);
    Inst.addOperand(Opnd1);
    if (Opnd2.isValid())
        Inst.addOperand(Opnd2);
}

// Lower ".cupload $reg" to
// "lui    $gp, %hi(_gp_disp)"
// "addiu $gp, $gp, %lo(_gp_disp)"
// "addu  $gp, $gp, $t9"
void MipsMCInstLower::LowerCPLOAD(SmallVector<MCInst, 4>& MCInsts) {
    MCOperand GPReg = MCOperand::CreateReg(Mips::GP);
    MCOperand T9Reg = MCOperand::CreateReg(Mips::T9);
    StringRef SymName("_gp_disp");
    const MCSymbol *Sym = Ctx->GetOrCreateSymbol(SymName);
    const MCSymbolRefExpr *MCSym;

    MCSym = MCSymbolRefExpr::Create(Sym, MCSymbolRefExpr::VK_Mips_ABS_HI, *Ctx);
    MCOperand SymHi = MCOperand::CreateExpr(MCSym);
    MCSym = MCSymbolRefExpr::Create(Sym, MCSymbolRefExpr::VK_Mips_ABS_LO, *Ctx);
    MCOperand SymLo = MCOperand::CreateExpr(MCSym);

    MCInsts.resize(3);

    CreateMCInst(MCInsts[0], Mips::LUI, GPReg, SymHi);
    CreateMCInst(MCInsts[1], Mips::ADDIU, GPReg, GPReg, SymLo);
    CreateMCInst(MCInsts[2], Mips::ADDU, GPReg, GPReg, T9Reg);
}

// Lower ".cprestore offset" to "sw $gp, offset($sp)".
void MipsMCInstLower::LowerCPRESTORE(int64_t Offset,
                                     SmallVector<MCInst, 4>& MCInsts) {
    assert(isInt<32>(Offset) && (Offset >= 0) &&
           "Imm operand of .cprestore must be a non-negative 32-bit value.");

    MCOperand SPReg = MCOperand::CreateReg(Mips::SP), BaseReg = SPReg;
    MCOperand GPReg = MCOperand::CreateReg(Mips::GP);

    if (!isInt<16>(Offset)) {
        unsigned Hi = ((Offset + 0x8000) >> 16) & 0xffff;
        Offset &= 0xffff;
        MCOperand ATReg = MCOperand::CreateReg(Mips::AT);
        BaseReg = ATReg;

        // lui    at,hi
        // addu  at,at,sp
        MCInsts.resize(2);
    }
}
```

```
    CreateMCInst(MCInsts[0], Mips::LUi, ATReg, MCOperand::CreateImm(Hi));
    CreateMCInst(MCInsts[1], Mips::ADDu, ATReg, ATReg, SPReg);
}

MCInst Sw;
CreateMCInst(Sw, Mips::SW, GPReg, BaseReg, MCOperand::CreateImm(Offset));
MCInsts.push_back(Sw);
}
```



# TODO LIST

---

**Todo**

Add info about LLVM documentation licensing.

---

(The *original entry* is located in /Users/Jonathan/test/7/lbd/source/about.rst, line 40.)

---

**Todo**

Find official link for Mips ABI.

---

(The *original entry* is located in /Users/Jonathan/test/7/lbd/source/about.rst, line 135.)

---

**Todo**

Find information on debugging LLVM within Xcode for Macs.

---

(The *original entry* is located in /Users/Jonathan/test/7/lbd/source/install.rst, line 36.)

---

**Todo**

Find information on building/debugging LLVM within Eclipse for Linux.

---

(The *original entry* is located in /Users/Jonathan/test/7/lbd/source/install.rst, line 37.)

---

**Todo**

Fix centering for figure captions.

---

(The *original entry* is located in /Users/Jonathan/test/7/lbd/source/install.rst, line 46.)

---

**Todo**

Should we just write out commands in a terminal for people to execute?

---

(The *original entry* is located in /Users/Jonathan/test/7/lbd/source/install.rst, line 55.)

---

**Todo**

---

The html will follow the appear order in \*.rst source context but latexpdf didn't. For example, the *Create LLVM.xcodeproj by cmake – Set option to generate Xcode project* Figure 2.4 and *Create LLVM.xcodeproj by cmake – Before Adjust CMAKE\_INSTALL\_NAME\_TOOL* Figure 2.5 appear after the below text “Click OK from ...” in pdf. If find the **NoReorder** or **newpage** directive, maybe can solve this problem.

---

(The *original entry* is located in /Users/Jonathan/test/7/lbd/source/install.rst, line 120.)

---

### Todo

Incorrect display 1. Instruction fecth 1. Decode 1. Execute

---

(The *original entry* is located in /Users/Jonathan/test/7/lbd/source/llvmstructure.rst, line 96.)

# BOOK EXAMPLE CODE

The example code is available in:



---

CHAPTER  
**ELEVEN**

---

## **ALTERNATE FORMATS**

The book is also available in: