

TUGAS BESAR MATA KULIAH DESAIN SOC & FPGA

TRAFFIC CONTROLLER MENGGUNAKAN FPGA DENGAN TAMBAHAN SEVEN SEGMENT DAN TOMBOL PEJALAN KAKI


- Tengku Abdurrazak Johan | 1102223123
- Nabil Al-Faiq Rinovka | 1102223150
- Nazer Muhammad Noor | 1102223120

DESKRIPSI TUGAS BESAR

- **Lampu lalu lintas** merupakan sistem kendali digital berbasis logika sekuensial
- FPGA cocok untuk implementasi sistem kendali **real-time**
- Finite State Machine (FSM) digunakan untuk **mengatur urutan** lampu lalu lintas
- Penambahan **seven segment** dan **tombol** pedestrian meningkatkan fungsionalitas sistem

TUJUAN SISTEM

- Merancang **traffic light** controller berbasis FPGA
- Mengimplementasikan FSM untuk **pengaturan** lampu lalu lintas
- Menampilkan hitung mundur fase lampu menggunakan **seven segment**
- Menyediakan **fitur pedestrian crossing** menggunakan push button





FUNGSI SISTEM

- Mengatur **urutan** lampu merah, kuning, dan hijau secara otomatis
- Mengendalikan **durasi tiap fase** lampu menggunakan **clock FPGA**
- **Memproses** input tombol pejalan kaki
- Menampilkan status atau **countdown** fase lampu

FITUR UTAMA

- **Traffic controller** berbasis **FPGA**
- **Lampu lalu lintas** (LED merah, kuning, hijau)
- **Seven segment** display untuk **countdown**
- **Tombol** pejalan kaki (**pedestrian button**)
- **Reset** sistem



SPESIFIKASI SISTEM


- **FPGA sebagai pengendali utama**
- **Logika kendali menggunakan Finite State Machine (FSM)**
- **Clock internal FPGA sebagai basis waktu**
- **Output visual:** LED dan seven segment
- **Input:** push button pedestrian dan reset

CARA KERJA SISTEM


- Sistem aktif saat FPGA diberi **catu daya**
- FPGA melakukan **inisialisasi** dan masuk **state awal** (lampu merah)
- **Counter internal** menghitung durasi tiap fase
- FSM mengatur perpindahan state berdasarkan **timer dan input**
- **Seven segment** menampilkan countdown fase aktif
- Tombol pedestrian dapat **memicu** fase penyeberangan




BLOCK DIAGRAM SYSTEM



FSM DIAGRAM



FSM DIAGRAM



LAMPIRAN KODE TOP LEVEL

```

1 module traffic_mealy #(
2   parameter integer CLK_HZ = 50_000_000,
3   parameter integer T_GREEN = 9, // detik green
4   parameter integer T_RED = 9, // detik red
5   parameter integer T_YELLOW = 2, // detik yellow (sesuai kode Anda sekarang)
6   parameter integer T_PED_WALK= 6 // durasi WALK saat kendaraan red
7 )(
8   input wire clk,
9   input wire rst_n,
10  input wire ped_btn, // tombol pedestrian (asinkron)
11  output reg led_r,
12  output reg led_y,
13  output reg led_g,
14  output reg ped_walk, // indikator WALK
15  output wire [6:0] seg, // abcdefg (aktif-low untuk hardware)
16  output wire [3:0] an
17 );
18
19 // =====
20 // 1) Tick 1 detik
21 // =====
22 reg [31:0] div_cnt;
23 reg tick_ls;
24
25 always @(posedge clk or negedge rst_n) begin
26   if (!rst_n) begin
27     div_cnt <= 0;
28     tick_ls <= 1'b0;
29   end else begin
30     if (div_cnt == (CLK_HZ-1)) begin
31       div_cnt <= 0;
32       tick_ls <= 1'b1;
33     end else begin
34       div_cnt <= div_cnt + 1;
35       tick_ls <= 1'b0;
36     end
37   end
38 end
39
40 // =====
41 // 2) Synchronisation tombol + edge detect
42 // =====
43 reg ped_ff1, ped_ff2, ped_ff2_d;
44 wire ped_rise;
45
46 always @(posedge clk or negedge rst_n) begin
47   if (!rst_n) begin
48     ped_ff1 <= 1'b0;
49     ped_ff2 <= 1'b0;
50     ped_ff2_d <= 1'b0;
51   end else begin
52     ped_ff1 <= ped_btn;
53     ped_ff2 <= ped_ff1;
54     ped_ff2_d <= ped_ff2;
55   end
56 end
57
58 assign ped_rise = ped_ff2 & ~ped_ff2_d;
59
60 // =====
61 // 3) Latch request pedestrian
62 // =====
63 reg ped_req;
64
65 // =====
66 // 4) FSM State
67 // =====
68
69
70
71 localparam S_GREEN = 3'd0;
72 localparam S_Y_G2R = 3'd1;
73 localparam S_RED = 3'd2;
74 localparam S_Y_R2G = 3'd3;
75 localparam S_PED = 3'd4;
76
77 reg [2:0] state, next_state;
78
79 // countdown detik
80 reg [7:0] seconds_left;
81 wire timer_done = (seconds_left == 0);
82
83 function [7:0] duration_for_state(input [2:0] st, input ped_req_i);
84 begin
85   case (st)
86     S_GREEN: duration_for_state = T_GREEN[7:0];
87     S_Y_G2R: duration_for_state = T_YELLOW[7:0];
88     S_RED: duration_for_state = T_RED[7:0];
89     S_Y_R2G: duration_for_state = T_YELLOW[7:0];
90     S_PED: duration_for_state = (ped_req_i) ? T_PED_WALK[7:0];
91     default: duration_for_state = T_RED[7:0];
92   endcase
93 end
94
95 endfunction
96
97 // =====
98 // 5) Next-state logic (Mealy)
99 // =====
100 always @(*) begin
101   next_state = state;
102   case (state)
103     S_GREEN: if (timer_done || ped_req) next_state = S_Y_G2R;
104     S_Y_G2R: if (timer_done) next_state = S_RED;
105     S_RED: if (ped_req) next_state = S_PED;
106     S_PED: else if (timer_done) next_state = S_Y_R2G;
107     S_Y_R2G: if (timer_done) next_state = S_GREEN;
108     default: next_state = S_RED;
109   endcase
110 end
111
112 // =====
113 // 6) State register + timer handling
114 // =====
115 always @(posedge clk or negedge rst_n) begin
116   if (!rst_n) begin
117     state <= S_RED;
118     seconds_left <= duration_for_state(S_RED, 1'b0);
119     ped_req <= 1'b0;
120   end else begin
121     if (ped_rise) ped_req <= 1'b1;
122
123     if (state != next_state) begin
124       // clear ped_req setelah selesai fase pedestrian
125       if (state == S_PED && next_state == S_Y_R2G)
126         ped_req <= 1'b0;
127
128     state <= next_state;
129     seconds_left <= duration_for_state(next_state, ped_req);
130   end else begin
131     if (tick_ls) begin
132       if (seconds_left != 0)
133         seconds_left <= seconds_left - 1;
134     end
135   end
136 end
137
138
139 // =====
140 // 7) Output LED
141 // =====
142 always @(*) begin
143   led_r = 1'b0;
144   led_y = 1'b0;
145   led_g = 1'b0;
146   ped_walk = 1'b0;
147
148   case (state)
149     S_GREEN: begin
150       led_g = 1'b1;
151     end
152     S_Y_G2R, S_Y_R2G: begin
153       led_y = 1'b1;
154     end
155     S_RED: begin
156       led_r = 1'b1;
157     end
158     S_PED: begin
159       led_r = 1'b1;
160       ped_walk = 1'b1;
161     end
162     default: begin
163       led_r = 1'b1;
164     end
165   endcase
166 end
167
168 // =====
169 // 8) 7-seg countdown: tampil ONLY saat GREEN dan RED
170 // - saat YELLOW/PED: BLANK (mati)
171 // - seg output aktif-low (0 = nyala)
172 // =====
173 wire show_timer = (state == S_GREEN) || (state == S_RED);
174 wire [3:0] digit = seconds_left % 10;
175
176 wire [6:0] seg_active_low;
177 sevenseg_1digit_active_low u7 (
178   .bin(digit),
179   .blank(~show_timer),
180   .seg(seg_active_low)
181 );
182
183 assign seg = seg_active_low;
184
185 // untuk kompatibilitas port Anda (di DE1-SOC ini sebenarnya tidak dipakai)
186 assign an = 4'b1110;
187
188 endmodule
189

```

LAMPIRAN KODE SUB-LEVEL

```
1  module sevenseg_1digit_active_low(
2      input wire [3:0] bin,
3      input wire blank,           // 1 = mati semua segmen
4      output reg [6:0] seg       // abcdefg, aktif-low
5  );
6  always @(*) begin
7      if (blank) begin
8          seg = 7'b1111111;    // semua mati
9      end else begin
10         case (bin)
11             4'd0: seg = 7'b1000000;
12             4'd1: seg = 7'b1111001;
13             4'd2: seg = 7'b0100100;
14             4'd3: seg = 7'b0110000;
15             4'd4: seg = 7'b0011001;
16             4'd5: seg = 7'b0010010;
17             4'd6: seg = 7'b0000010;
18             4'd7: seg = 7'b1111000;
19             4'd8: seg = 7'b0000000;
20             4'd9: seg = 7'b0010000;
21             default: seg = 7'b1111111;
22         endcase
23     end
24 end
25 endmodule
26 |
```

DEMONSTRASI ALAT

THANK YOU!



Telkom
University



Fakultas
Teknik Elektro
Telkom University

Download DE1-SoC CD from
<http://cd-de1-soc.terasic.com>

